TWI416804B - Equalizer - Google Patents

Equalizer Download PDF

Info

Publication number
TWI416804B
TWI416804B TW97119037A TW97119037A TWI416804B TW I416804 B TWI416804 B TW I416804B TW 97119037 A TW97119037 A TW 97119037A TW 97119037 A TW97119037 A TW 97119037A TW I416804 B TWI416804 B TW I416804B
Authority
TW
Taiwan
Prior art keywords
capacitor
equalizer
resistor
signal
transmission line
Prior art date
Application number
TW97119037A
Other languages
Chinese (zh)
Other versions
TW200950217A (en
Inventor
Chun Jen Chen
Shou Kuo Hsu
Original Assignee
Hon Hai Prec Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hon Hai Prec Ind Co Ltd filed Critical Hon Hai Prec Ind Co Ltd
Priority to TW97119037A priority Critical patent/TWI416804B/en
Publication of TW200950217A publication Critical patent/TW200950217A/en
Application granted granted Critical
Publication of TWI416804B publication Critical patent/TWI416804B/en

Links

Landscapes

  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Filters And Equalizers (AREA)

Abstract

An equalizer includes a resistor and a capacitor. The resistor and the capacitor are connected in parallel. The positive terminal of the capacitor is connected to a signal transmission line of a printed circuit board (PCB). The negative terminal of the capacitor is connected to ground through a terminal resistor. The equalizer can compensate the high frequency loss in the signal transmission line and improves the performance of the PCB. A connector including the equalizer is also provided, and it is used to connect two different electronic device.

Description

等化器 Equalizer

本發明涉及一種等化器。 The invention relates to an equalizer.

在印刷電路板傳輸線中,隨著訊號之傳輸速度越來越高,訊號之高頻損耗亦不斷加大。目前,為了補償訊號之高頻損耗,設計晶片時,通常在訊號傳送端採用預加強及解加強兩種手段對訊號處理。預加強透過增加訊號之高頻分量來補償傳輸線中之高頻損耗。解加強透過減少訊號之低頻分量,使經傳輸線後之訊號低頻分量與高頻分量相對平衡,從而減少因頻率分量差異過大所產生之抖動。然,上述兩種手段均會消耗一定之功率,而且它們之電磁輻射會隨著訊號傳輸速度之加快而加重。如何在印刷電路板之訊號接收端採用一種合理之高頻訊號補償裝置以滿足高速訊號之傳輸要求,成為一個亟待解決之問題。 In the printed circuit board transmission line, as the transmission speed of the signal becomes higher and higher, the high frequency loss of the signal is also continuously increased. At present, in order to compensate for the high frequency loss of the signal, when designing the chip, the signal transmission end is usually pre-enhanced and de-emphasized to process the signal. Pre-emphasis compensates for high frequency losses in the transmission line by increasing the high frequency components of the signal. The solution enhances the low frequency component of the signal to make the low frequency component and the high frequency component of the signal after the transmission line relatively balanced, thereby reducing the jitter caused by the excessive difference of the frequency components. However, both of these methods consume a certain amount of power, and their electromagnetic radiation is aggravated as the signal transmission speed increases. How to use a reasonable high-frequency signal compensation device on the signal receiving end of the printed circuit board to meet the transmission requirements of high-speed signals has become an urgent problem to be solved.

鑒於以上內容,有必要提供一種位於訊號接收端之高頻訊號補償裝置。 In view of the above, it is necessary to provide a high frequency signal compensation device at the signal receiving end.

一種等化器,用於補償訊號在訊號傳輸線中損耗之高頻分量,其包括一電阻及一電容,該電阻與電容並聯,該電容之正極連接該訊號傳輸線,負極透過一終端電阻接地其中與電容並聯的電阻的 取值R1以及電容的取值C1分別滿足下列公式:,其中R2表示終端電阻的阻值,A表示所需要的低頻增益;,其中F表示訊號傳輸線中所傳輸的訊號的主頻率。 An equalizer for compensating for a high frequency component of a signal loss in a signal transmission line, comprising a resistor and a capacitor, the resistor being connected in parallel with the capacitor, the anode of the capacitor being connected to the signal transmission line, and the anode being grounded through a terminal resistor The value of the resistor R1 in parallel with the capacitance and the value of the capacitor C1 respectively satisfy the following formula: Where R2 represents the resistance of the terminating resistor and A represents the required low frequency gain; Where F denotes the main frequency of the signal transmitted in the signal transmission line.

相較于習知技術,本發明等化器能在訊號接收端補償訊號在印刷電路板傳輸線中傳輸之高頻損耗,改善印刷電路板之傳輸性能。 Compared with the prior art, the equalizer of the present invention can compensate the high frequency loss of the signal transmitted in the transmission line of the printed circuit board at the signal receiving end, and improve the transmission performance of the printed circuit board.

10‧‧‧傳輸線 10‧‧‧ transmission line

20‧‧‧等化器 20‧‧‧ Equalizer

R1‧‧‧電阻 R1‧‧‧ resistance

R2‧‧‧終端電阻 R2‧‧‧ terminating resistor

Vi‧‧‧輸入電壓 Vi‧‧‧ input voltage

Vo‧‧‧輸出電壓 Vo‧‧‧ output voltage

30‧‧‧連接器 30‧‧‧Connector

1、2‧‧‧引腳 1, 2‧‧‧ pin

C1‧‧‧電容 C1‧‧‧ capacitor

圖1係本發明等化器之較佳實施方式之電路原理圖。 BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a circuit diagram of a preferred embodiment of the equalizer of the present invention.

圖2A及圖2B分別係訊號經過不含有等化器之印刷電路板傳輸後及經過具有本發明等化器之印刷電路板傳輸後之仿真眼圖。 2A and 2B are respectively simulated eye diagrams after the signal is transmitted through the printed circuit board without the equalizer and after being transmitted through the printed circuit board having the equalizer of the present invention.

圖3A及圖3B分別係訊號經過不含有等化器之印刷電路板傳輸後及經過具有本發明等化器之印刷電路板傳輸後之仿真直方圖。 3A and 3B are simulated histograms of signals transmitted by a printed circuit board that does not contain an equalizer and transmitted through a printed circuit board having an equalizer of the present invention, respectively.

圖4係本發明連接器之較佳實施方式之示意圖。 4 is a schematic illustration of a preferred embodiment of the connector of the present invention.

請參考圖1,本發明等化器之較佳實施方式包括一電阻R1及一電容C1,該電容C1之正極連接傳輸線10,負極透過終端電阻R2接地,該電容C1之正極與負極分別作為等化器20之輸入端及輸出端,該電容C1之正極與負極上之電壓分別標示為Vi及Vo,該電阻R1與電容C1並聯。 Referring to FIG. 1, a preferred embodiment of the equalizer of the present invention includes a resistor R1 and a capacitor C1. The anode of the capacitor C1 is connected to the transmission line 10, and the anode is grounded through the terminal resistor R2. The anode and the cathode of the capacitor C1 are respectively taken as At the input end and the output end of the chemist 20, the voltages on the positive and negative terminals of the capacitor C1 are denoted as Vi and Vo, respectively, and the resistor R1 is connected in parallel with the capacitor C1.

由以上各元件之連接關係,得推導出本實施例中之頻率響應為: From the connection relationship of the above components, it is derived that the frequency response in this embodiment is:

其中s表示複頻率jw,C1、R1及R2分別表示該電容C1之容值、電阻R1及R2之阻值。從(1)式得看出,s為1/(R1*C1)時為此頻率響應之零點,s為(R2+R1)/(C1*R1*R2)時為此頻率響應之極點。故,在該電阻R2已知之情況下,結合所需要之低頻增益及極點位置,便得設計出符合要求之等化器。若所需要之低頻增益為A分貝,則可得: Where s represents the complex frequency jw, and C1, R1, and R2 represent the capacitance values of the capacitor C1 and the resistance values of the resistors R1 and R2, respectively. It can be seen from equation (1) that s is 1/(R1*C1) for the zero point of this frequency response, and s is the pole of this frequency response when (R2+R1)/(C1*R1*R2). Therefore, in the case where the resistor R2 is known, in combination with the required low frequency gain and pole position, it is necessary to design a uniformizer that meets the requirements. If the required low frequency gain is A decibel, then you can get:

對於該電容C1,其容值要使得該極點(R2+R1)(C1*R2*R1)小於訊號之主頻率,若訊號之主頻率為F赫茲,則可得: For the capacitor C1, the capacitance is such that the pole (R2+R1) (C1*R2*R1) is smaller than the main frequency of the signal. If the main frequency of the signal is FHz, then:

需要指出之是,根據(3)式,雖然該電容C1只有下限值,但其值愈大,零點1/(R1*C1)越小,該等化器20之低頻增益作用之頻率範圍愈窄。因此,該電容C1之大小要合理選擇,兼顧該等化器20之零點1/(R1*C1)與極點(R2+R1)/(C1*R2*R1)。該電阻R1與電容C1可分別設置為可變電阻及可變電容。 It should be pointed out that according to the formula (3), although the capacitance C1 has only the lower limit value, the larger the value, the smaller the zero point 1/(R1*C1), and the frequency range of the low frequency gain effect of the equalizer 20 is higher. narrow. Therefore, the size of the capacitor C1 should be properly selected, taking into account the zero point 1/(R1*C1) and the pole point (R2+R1)/(C1*R2*R1) of the equalizer 20. The resistor R1 and the capacitor C1 can be respectively set as a variable resistor and a variable capacitor.

若對於一傳輸速度為5Gbps,主頻率為2.5GHz之訊號,該電阻R2 為100Ω,需要設計一個具有-9.5dB之低頻增益之等化器。由上述分析可知,該極點(R2+R1)/(C1*R2*R1)要小於訊號之主頻率2.5GHz,則可得該電阻R1及電容C1分別為: For a transmission speed of 5 Gbps, the main frequency is 2.5 GHz signal, the resistance R2 is 100 Ω, and it is necessary to design an equalizer with a low frequency gain of -9.5 dB. It can be seen from the above analysis that the pole (R2+R1)/(C1*R2*R1) is smaller than the main frequency of the signal of 2.5 GHz, and the resistor R1 and the capacitor C1 are respectively:

本實施例中將C1設為5pF。請對比圖2A及圖2B,在訊號接收端未使用等化器時,訊號抖動較大,眼高較低;在訊號接收端使用該等化器20後,不僅減小了訊號之抖動,還增加了眼高。由此可見,該等化器20能補償訊號在印刷電路板傳輸線中之高頻損耗,減少訊號之抖動,改善印刷電路板之傳輸性能。請對比圖3A及圖3B,使用該等化器20後,訊號之抖動亦有明顯改善。 In the present embodiment, C1 is set to 5 pF. Please compare FIG. 2A and FIG. 2B, when the equalizer is not used at the signal receiving end, the signal jitter is large and the eye height is low; after the equalizer 20 is used at the signal receiving end, not only the signal jitter is reduced, but also Increased eye height. It can be seen that the equalizer 20 can compensate for the high frequency loss of the signal in the transmission line of the printed circuit board, reduce the jitter of the signal, and improve the transmission performance of the printed circuit board. Please compare FIG. 3A and FIG. 3B. After using the equalizer 20, the jitter of the signal is also significantly improved.

本發明還涉及一種具有上述等化器之連接器30。請參考圖4,為了節省電路板之繞線空間,複數等化器20內嵌於連接器30中。該連接器30用於連接主機板及外接卡,該連接器30包括複數連接主機板之引腳1及連接外接卡之引腳2,每一等化器20之電容C1之正極透過連接器之引腳1連接主機板,負極透過連接器之引腳2連接外接卡,每一等化器20之電阻R1與其電容C1並聯。該電阻R1與電容C1可分別設置為可變電阻及可變電容,便於根據不同之設計要求,靈活調整該電阻R1之阻值與電容C1之容值。該連接器30亦可為其他連接兩種不同電子裝置之連接器,其中等化器之數目亦可根據不同連接器之引腳數目及定義相應調整。 The invention also relates to a connector 30 having the above-described equalizer. Referring to FIG. 4, in order to save the winding space of the circuit board, the complex equalizer 20 is embedded in the connector 30. The connector 30 is used for connecting a motherboard and an external card. The connector 30 includes a plurality of pins 1 connected to the motherboard and pins 2 connected to the external card. The positive pole of the capacitor C1 of each equalizer 20 is transmitted through the connector. Pin 1 is connected to the motherboard, and the negative pole is connected to the external card through pin 2 of the connector. The resistor R1 of each equalizer 20 is connected in parallel with its capacitor C1. The resistor R1 and the capacitor C1 can be respectively set as variable resistors and variable capacitors, so that the resistance value of the resistor R1 and the capacitance value of the capacitor C1 can be flexibly adjusted according to different design requirements. The connector 30 can also be other connectors that connect two different electronic devices, and the number of equalizers can also be adjusted according to the number of pins and definitions of different connectors.

本發明等化器能在訊號接收端補償訊號在印刷電路板傳輸線中傳 輸之高頻損耗,改善印刷電路板之傳輸性能。 The equalizer of the present invention can transmit the compensation signal at the signal receiving end in the transmission line of the printed circuit board High frequency loss of transmission, improving the transmission performance of printed circuit boards.

綜上所述,本發明符合發明專利要件,爰依法提出專利申請。惟,以上所述者僅為本發明之較佳實施例,舉凡熟悉本案技藝之人士,在爰依本發明精神所作之等效修飾或變化,皆應涵蓋於以下之申請專利範圍內。 In summary, the present invention complies with the requirements of the invention patent and submits a patent application according to law. The above description is only the preferred embodiment of the present invention, and equivalent modifications or variations made by those skilled in the art will be included in the following claims.

10‧‧‧傳輸線 10‧‧‧ transmission line

20‧‧‧等化器 20‧‧‧ Equalizer

R1‧‧‧電阻 R1‧‧‧ resistance

C1‧‧‧電容 C1‧‧‧ capacitor

R2‧‧‧終端電阻 R2‧‧‧ terminating resistor

Vo‧‧‧輸出電壓 Vo‧‧‧ output voltage

Vi‧‧‧輸入電壓 Vi‧‧‧ input voltage

Claims (3)

一種等化器,用於補償訊號在訊號傳輸線中損耗之高頻分量,其包括一電阻及一電容,該電阻與電容並聯,該電容之正極連接該訊號傳輸線,負極透過一終端電阻接地,其中與電容並聯的電阻的取值R1以及電容的取值C1分別滿足下列公式:,其中R2表示終端電阻的阻值,A表示所需要的低頻增益;,其中F表示訊號傳輸線中所傳輸的訊號的主頻率。 An equalizer for compensating for a high-frequency component of a signal loss in a signal transmission line, comprising a resistor and a capacitor, the resistor being connected in parallel with the capacitor, the anode of the capacitor being connected to the signal transmission line, and the anode being grounded through a terminal resistor, wherein The value of the resistor R1 in parallel with the capacitor and the value of the capacitor C1 respectively satisfy the following formula: Where R2 represents the resistance of the terminating resistor and A represents the required low frequency gain; Where F denotes the main frequency of the signal transmitted in the signal transmission line. 如申請專利範圍第1項所述之等化器,其中與電容並聯的該電阻為可變電阻。 The equalizer of claim 1, wherein the resistor connected in parallel with the capacitor is a variable resistor. 如申請專利範圍第1項所述之等化器,其中該電容為可變電容。 The equalizer of claim 1, wherein the capacitor is a variable capacitor.
TW97119037A 2008-05-23 2008-05-23 Equalizer TWI416804B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW97119037A TWI416804B (en) 2008-05-23 2008-05-23 Equalizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW97119037A TWI416804B (en) 2008-05-23 2008-05-23 Equalizer

Publications (2)

Publication Number Publication Date
TW200950217A TW200950217A (en) 2009-12-01
TWI416804B true TWI416804B (en) 2013-11-21

Family

ID=44871239

Family Applications (1)

Application Number Title Priority Date Filing Date
TW97119037A TWI416804B (en) 2008-05-23 2008-05-23 Equalizer

Country Status (1)

Country Link
TW (1) TWI416804B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6107896A (en) * 1998-05-01 2000-08-22 Berg Technology, Inc. Linear attenuation equalizer and method for designing same
US20020190811A1 (en) * 2001-05-07 2002-12-19 Martin Sperber RF equalizer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6107896A (en) * 1998-05-01 2000-08-22 Berg Technology, Inc. Linear attenuation equalizer and method for designing same
US20020190811A1 (en) * 2001-05-07 2002-12-19 Martin Sperber RF equalizer

Also Published As

Publication number Publication date
TW200950217A (en) 2009-12-01

Similar Documents

Publication Publication Date Title
CN205961267U (en) Camera module and electronic equipment
US20170170799A1 (en) Capacitive compensation structures using partially meshed ground planes
US9836429B2 (en) Signal transmission circuit and printed circuit board
TW201414217A (en) Common mode termination with C-multiplier circuit
US10617003B2 (en) Method for manufacturing a surface mount technology (SMT) pad structure for next generation speeds
US7791429B2 (en) Equalizer and connector including the same
US9924595B2 (en) Cable for alternative interconnect attachement
US20080087460A1 (en) Apparatus and method for a printed circuit board that reduces capacitance loading of through-holes
TWI416804B (en) Equalizer
US8878628B2 (en) Network signal coupling circuit
US9270499B2 (en) Network signal enhancement circuit assembly
US20210384116A1 (en) Semiconductor package, semiconductor system, and method of forming semiconductor package
CN107799860B (en) Aluminum nitride 30dB coupling module with pins
TW201414103A (en) High-speed data transmission interface circuit and design method of the same
US20140119422A1 (en) Multi-stage equalizer
Schuster Ensuring Signal and Power Integrity for High-Speed Digital Systems
TWI638494B (en) Connection device and connection device manufacturing method thereof
CN104254201A (en) Electronic device capable of reducing electromagnetic radiation
CN112398540B (en) Optical module and signal processing system comprising same
CN204190784U (en) A kind of ethernet signal test interface change-over circuit
CN203813003U (en) Compact type microstrip balance filter based on slotted line structure
CN216700013U (en) Golden finger circuit board and PCIe signal test system
CN210297683U (en) Short wave plate card type receiver based on CPCI framework
Cheng et al. SI-Aware Vias and Contact Pads Layouts and L--R Equalization Technique for 12 Gb/s Backplane Serial I/O Interconnections
JP2021027337A (en) Printed circuit board, printed wiring board, and electronic device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees