TWI406598B - An electronic ballast that senses the brightness of the power line - Google Patents

An electronic ballast that senses the brightness of the power line Download PDF

Info

Publication number
TWI406598B
TWI406598B TW098127231A TW98127231A TWI406598B TW I406598 B TWI406598 B TW I406598B TW 098127231 A TW098127231 A TW 098127231A TW 98127231 A TW98127231 A TW 98127231A TW I406598 B TWI406598 B TW I406598B
Authority
TW
Taiwan
Prior art keywords
voltage
power line
sensing
signal
reset
Prior art date
Application number
TW098127231A
Other languages
Chinese (zh)
Other versions
TW201106804A (en
Inventor
Ke-Ming Lin
Jian-Sheng Li
Wei-Quan Su
Pei-Yuan Chen
yan-ping Wang
jia-jie Hong
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to TW098127231A priority Critical patent/TWI406598B/en
Publication of TW201106804A publication Critical patent/TW201106804A/en
Application granted granted Critical
Publication of TWI406598B publication Critical patent/TWI406598B/en

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B20/00Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps

Landscapes

  • Circuit Arrangements For Discharge Lamps (AREA)
  • Circuit Arrangement For Electric Light Sources In General (AREA)

Abstract

The invention discloses an electronic ballast of modulating brightness by sensing power line which is applicable to fluorescent lamp. The electronic ballast comprises: a on/off sense circuit of power line for generating a on/off sense signal by applying voltage comparison operation on a direct voltage and generating a reset signal according to turn off time of the power line; a dimming voltage generator for generating a dimming voltage according to attribute value of the on/off sense signal; and a phase-control non-overlapping actuator for generating a high-side driving signal and a low-side driving signal according to the dimming voltage so as to transmit a lamp tube current wherein the dimming voltage is used to generate a phase which is used to generate the lamp tube current.

Description

以電源線感測調控亮度之電子安定器Electronic ballast that senses brightness by power line sensing

本發明係有關於電子安定器,特別是關於以電源線感測調控亮度之電子安定器。The present invention relates to electronic ballasts, and more particularly to electronic ballasts that modulate brightness with power line sensing.

在對發光裝置像日光燈或冷陰極射線螢光燈或緊湊型螢光燈供電時,一般乃採用電子安定器以保持燈管電流穩定。In the case of powering a lighting device such as a fluorescent lamp or a cold cathode ray fluorescent lamp or a compact fluorescent lamp, an electronic ballast is generally used to keep the lamp current stable.

圖1展示了習知一具有日光燈亮度調控功能之電子安定器之典型架構。如圖1所示,該電子安定器主要具有一全橋整流器101、一VCC 起動電路102、一電子安定器控制器103、NMOS電晶體104~105及一分壓電路106。Figure 1 shows a typical architecture of an electronic ballast with a fluorescent brightness control function. As shown in FIG. 1, the electronic ballast mainly has a full bridge rectifier 101, a V CC starting circuit 102, an electronic ballast controller 103, NMOS transistors 104-105 and a voltage dividing circuit 106.

在該架構中,該全橋整流器101係用以對一交流電源整流以產生一主輸入電壓VIN 。該VCC 起動電路102,耦接至該主輸入電壓VIN ,係用以起動一直流電壓VCC 之產生。該電子安定器控制器103係用以反應於其DIM輸入接腳3之電壓而產生一高側驅動信號VHS 以驅動該NMOS電晶體104及一低側驅動信號VLS 以驅動該NMOS電晶體105而遞送一電流ILMP 至該日光燈。該等NMOS電晶體104~105係用以產生一方波至一LC諧振網路。該LC諧振網路接著將該方波轉成該電流ILMP 以驅動該日光燈。In this architecture, the full bridge rectifier 101 is used to rectify an AC power source to generate a main input voltage V IN . The V CC starting circuit 102 is coupled to the main input voltage V IN for starting the generation of the DC voltage V CC . The electronic ballast controller 103 is configured to generate a high side driving signal V HS to drive the NMOS transistor 104 and a low side driving signal V LS to drive the NMOS transistor in response to the voltage of the DIM input pin 3 . 105 delivers a current I LMP to the fluorescent lamp. The NMOS transistors 104-105 are used to generate a square wave to an LC resonant network. The LC resonant network then converts the square wave to the current I LMP to drive the fluorescent lamp.

該分壓電路106耦接至一1~10V DIM輸入端以在該電子安定器控制器103之該DIM輸入接腳3處產生一DIM控制電壓。該1~10V DIM輸入端係該電子安定器之一額外連接埠。在習知技藝中,該1~10V DIM輸入端一般乃耦接至一額外的盤式開關(設於牆面之調光開關)或一遙控裝置,致使使用者必須在一既存翹板開關之外操作該額外的盤式開關或遙控裝置以觸發該電子安定器而調整該日光燈之亮度。The voltage dividing circuit 106 is coupled to a 1~10V DIM input terminal to generate a DIM control voltage at the DIM input pin 3 of the electronic ballast controller 103. The 1~10V DIM input is an additional connection to the electronic ballast. In the prior art, the 1~10V DIM input terminal is generally coupled to an additional disc switch (a dimmer switch provided on the wall) or a remote control device, so that the user must have an existing rocker switch. The additional disc switch or remote control is operated externally to trigger the electronic ballast to adjust the brightness of the fluorescent lamp.

經由在該DIM輸入端設定一電壓值,該等NMOS電晶體104~105即會分別被該高側驅動信號VHS 及該低側驅動信號VLS 週期性地導通、關閉,而使輸入電能由該主輸入電壓VIN 轉換成該電流信號ILMP 以驅動該燈管,其中該電流信號ILMP 之均方根值乃對應於該DIM輸入端之電壓值。By setting a voltage value at the input of the DIM, the NMOS transistors 104-105 are periodically turned on and off by the high-side driving signal V HS and the low-side driving signal V LS , respectively, so that the input power is The main input voltage V IN is converted into the current signal I LMP to drive the lamp, wherein the root mean square value of the current signal I LMP corresponds to the voltage value of the DIM input terminal.

然而,由於習知的調光做法必須利用一額外的盤式開關或一遙控裝置,其無法在既存之日光燈開關上完成對該DIM輸入端之設定,而使使用者必須為該額外的盤式開關或遙控裝置付額外的費用。再者,因為該額外的盤式開關可能須安裝在牆面上,該盤式開關與該安定器間之接線亦會帶來困擾。至於該遙控裝置,由於其傳送器與接收器間之通信需要電能,而當該遙控裝置之電池電能用光時,除非更換電池,否則即無法對日光燈實施調光。However, since conventional dimming practices must utilize an additional disk switch or a remote control device, it is not possible to complete the setting of the DIM input on the existing fluorescent light switch, so that the user must have the additional disk type. Switch or remote control for an additional fee. Moreover, since the additional disk switch may have to be mounted on the wall, the wiring between the disk switch and the ballast may also cause trouble. As for the remote control device, since the communication between the transmitter and the receiver requires electric energy, when the battery power of the remote control device is used up, the fluorescent lamp cannot be dimmed unless the battery is replaced.

因此,亟需提供一解決方案,其可在較低成本及不需額外設置盤式開關或遙控裝置之條件下實現一具調光功能之電子安定器。有鑒於此瓶頸,本發明提出一新穎的電子安定器架構,其可依一對應之日光燈開關之開、關次數調控日光燈管之亮度,無需任何額外的盤式開關或遙控裝置。Therefore, there is a need to provide a solution that enables an electronic ballast with dimming function at a lower cost and without the need for additional disk switches or remote controls. In view of this bottleneck, the present invention proposes a novel electronic ballast architecture that regulates the brightness of the fluorescent tube according to the number of times the fluorescent lamp switch is turned on and off, without any additional disc switches or remote controls.

本發明之一目的在於提供一種以電源線感測調控亮度之電子安定器,其不需任何額外的盤式開關或遙控裝置來調整日光燈之亮度。It is an object of the present invention to provide an electronic ballast that senses brightness with power line sensing without the need for any additional disc switches or remote controls to adjust the brightness of the fluorescent lamp.

本發明之另一目的在於提供一具調光功能之電子安定器,其係依一對應之日光燈開關之開、關次數調控日光燈管之亮度。Another object of the present invention is to provide an electronic ballast with a dimming function, which controls the brightness of the fluorescent tube according to the number of times the corresponding fluorescent lamp switch is turned on and off.

本發明又一目的在於提供全然整合於單一晶片內、具精簡架構之一電子安定器,其可依一對應之日光燈開關之開、關次數調控日光燈之亮度。Another object of the present invention is to provide an electronic ballast with a compact architecture that is fully integrated into a single chip, which can adjust the brightness of the fluorescent lamp according to the number of times the fluorescent lamp switch is turned on and off.

為達到前述諸目的,本發明提出一種以電源線感測調控亮度之電子安定器,其適用於日光燈,該電子安定器具有:一電源線開、關感測電路,其係用以對一直流電壓施行一電壓比較運算以產生一開、關感測信號,及用以偵測一經濾波直流電壓其下降至低於一重置臨界準位之時點以產生一重置信號,其中該直流電壓及該經濾波直流電壓係得自一主輸入電壓,而該主輸入電壓係由一電源線整流而得,且該重置臨界準位係高於該電子安定器之最小工作電壓;一調光電壓產生器,其係用以依該開、關感測信號之一計數值產生一調光電壓,且該調光電壓產生器在該電源線關閉超過一預定時間時會被該重置信號重置;以及一相位控制不重疊驅動器,其係用以依該調光電壓產生一高側驅動信號及一低側驅動信號以遞送一燈管電流,其中該調光電壓係用以產生一相位,而該相位則用以產生該燈管電流。In order to achieve the above objects, the present invention provides an electronic ballast for controlling brightness by a power line, which is suitable for a fluorescent lamp. The electronic ballast has a power line opening and closing sensing circuit, which is used for continuous flow. The voltage is subjected to a voltage comparison operation to generate an on and off sensing signal, and to detect a filtered DC voltage that falls below a reset threshold level to generate a reset signal, wherein the DC voltage and The filtered DC voltage is obtained from a main input voltage, and the main input voltage is rectified by a power line, and the reset threshold level is higher than a minimum operating voltage of the electronic ballast; a dimming voltage a generator for generating a dimming voltage according to the count value of one of the opening and closing sensing signals, and the dimming voltage generator is reset by the reset signal when the power line is turned off for more than a predetermined time And a phase control non-overlapping driver for generating a high side driving signal and a low side driving signal to deliver a lamp current according to the dimming voltage, wherein the dimming voltage is used to generate a phase , Which is the phase for generating the lamp current.

為使 貴審查委員能進一步瞭解本發明之結構、特徵及其目的,茲附以圖式及較佳具體實施例之詳細說明如后。The detailed description of the drawings and the preferred embodiments are set forth in the accompanying drawings.

請參照圖2,其繪示本發明單晶片電子安定器一較佳實施例之方塊圖。如圖2所示,該電子安定器具有一電源線開、關感測電路201、一計數器202、一數位類比轉換器203及一相位控制不重疊驅動器204。Referring to FIG. 2, a block diagram of a preferred embodiment of the single-chip electronic ballast of the present invention is shown. As shown in FIG. 2, the electronic ballast has a power line on/off sensing circuit 201, a counter 202, a digital analog converter 203, and a phase control non-overlapping driver 204.

該電源線開、關感測電路201係用以對一直流電壓施行一第一電壓比較運算以產生一開、關感測信號VCNT ,及用以計數一電源線之關閉時間或對一經濾波直流電壓施行一第二電壓比較運算以產生一重置信號RESET,其中該直流電壓及該經濾波直流電壓係得自一主輸入電壓VIN ,且該第一電壓比較運算可藉一比較器或一施密特觸發器而實現。The power line on and off sensing circuit 201 is configured to perform a first voltage comparison operation on the DC voltage to generate an ON and OFF sensing signal V CNT , and to count the turn-off time of a power line or a pair of times Filtering the DC voltage to perform a second voltage comparison operation to generate a reset signal RESET, wherein the DC voltage and the filtered DC voltage are obtained from a main input voltage V IN , and the first voltage comparison operation can borrow a comparator Or a Schmitt trigger.

該計數器202係用以依該開、關感測信號VCNT 產生一數位計數值Bn Bn-1 …B1 B0 且該計數器202係藉由該重置信號RESET重置。The counter 202 is configured to generate a digital count value B n B n-1 ... B 1 B 0 according to the on and off sensing signal V CNT and the counter 202 is reset by the reset signal RESET.

該數位類比轉換器203係用以依該數位計數值Bn Bn-1 …B1 B0 產生一調光電壓VDIM 。該數位類比轉換器203連同該計數器202形成一調光電壓產生器,其係用以依該開、關感測信號VCNT 之數位計數值Bn Bn-1 …B1 B0 產生該調光電壓VDIM ,且該調光電壓產生器在該電源線關閉超過一預定時間時會被該重置信號RESET重置。The digital analog converter 203 is configured to generate a dimming voltage V DIM according to the digital count value B n B n-1 ... B 1 B 0 . The digital analog converter 203 and the counter 202 form a dimming voltage generator for generating the tone according to the digital count value B n B n-1 ... B 1 B 0 of the on and off sensing signal V CNT . The photo voltage V DIM , and the dimming voltage generator is reset by the reset signal RESET when the power line is turned off for more than a predetermined time.

該相位控制不重疊驅動器204係用以依該調光電壓VDIM 產生一高側驅動信號VHS 及一低側驅動信號VLS ,其中該高側驅動信號VHS 及該低側驅動信號VLS 係分別用以驅動一高側電晶體Q1及一低側電晶體Q2。該相位控制不重疊驅動器204可為IR21592或IR21593,其以相位控制調變亮度範圍之波形圖示於圖5。如圖5所示,一使用者設定之調光電壓VDIM 被轉換成一VMIN 準位,藉由該VMIN 準位與一鋸齒波信號VCT 之電壓比較,該VMIN 準位乃被轉換成一相位信號ΨREF ,而該相位信號ΨREF 之脈波寬度係對應於0°~-90°,以決定一燈管電流ILMP 而產生一燈管亮度。其調光範圍可藉由選擇圖2中RMAX 與RMIN 之數值而調整。The phase control non-overlapping driver 204 is configured to generate a high side driving signal V HS and a low side driving signal V LS according to the dimming voltage V DIM , wherein the high side driving signal V HS and the low side driving signal V LS They are used to drive a high side transistor Q1 and a low side transistor Q2, respectively. The phase control non-overlapping driver 204 can be IR21592 or IR21593, and the waveform of the phase-controlled modulation luminance range is illustrated in FIG. 5. As shown, a user sets the dimmer voltage V DIM is converted to a 5 V MIN level, by the V MIN is compared with the voltage level of a sawtooth signal V CT, which is the level V MIN is converted A phase signal Ψ REF is formed , and the pulse width of the phase signal Ψ REF corresponds to 0° to −90° to determine a lamp current I LMP to generate a lamp brightness. The dimming range can be adjusted by selecting the values of R MAX and R MIN in FIG. 2 .

請參照圖3a,其繪示本發明圖2中電源線開、關感測電路一較佳實施例之方塊圖。如圖3a所示,本發明該較佳實施例至少包括一電容301、電阻302~303及比較器304~305。Please refer to FIG. 3a, which is a block diagram of a preferred embodiment of the power line on and off sensing circuit of FIG. As shown in FIG. 3a, the preferred embodiment of the present invention includes at least a capacitor 301, resistors 302-303, and comparators 304-305.

該電容301係用以濾除該主輸入電壓VIN 之雜訊。The capacitor 301 is used to filter out noise of the main input voltage V IN .

該等電阻302~303係用作一分壓電路以依該主輸入電壓VIN 產生一直流電壓VXThe resistors 302-303 are used as a voltage dividing circuit to generate a DC voltage V X according to the main input voltage V IN .

該比較器304係用以依一感測臨界電壓VTH 及該直流電壓VX 產生該開、關感測信號VCNT 。該感測臨界電壓VTH 較佳為,例如但不限於11V。圖3c繪示了VIN 、VX 及VCNT 信號於日光燈開關被接連開、關時之波形圖。如圖3c所示,當VX 掉至該感測臨界電壓VTH 以下,該開、關感測信號VCNT 即由低電位改變狀態至高電位;當VX 爬升至該感測臨界電壓VTH 之上,該開、關感測信號VCNT 即由高電位改變狀態至低電位。The comparator 304 is configured to generate the on/off sensing signal V CNT according to a sensing threshold voltage V TH and the DC voltage V X . The sense threshold voltage V TH is preferably, for example but not limited to, 11V. Figure 3c shows the waveforms of the V IN , V X and V CNT signals when the fluorescent lamp switch is turned on and off. As shown in FIG. 3c, when V X falls below the sensing threshold voltage V TH , the on and off sensing signal V CNT changes from a low potential state to a high potential; when V X climbs to the sensing threshold voltage V TH Above, the on and off sensing signal V CNT changes from a high potential state to a low potential.

該比較器305係用以依一重置臨界電壓VLOW 及供電給該比較器305之一經濾波直流電壓VCC 產生該重置信號RESET,其中該重置臨界電壓VLOW ,例如但不限於6V,係高於該電子安定器控制器之最小工作電壓。當該日光燈開關被關閉,該主輸入電壓即被拉低,而在此同時,該經濾波直流電壓VCC 卻可因著一濾波電容所儲存之電荷而漸漸下降。因此,當該日光燈開關被關閉,該經濾波直流電壓VCC 只有在關閉時間超過一預定時間,例如1sec後才會低於該重置臨界電壓VLOW ,其中該預定時間與該濾波電容值有關。The comparator 305 is configured to generate the reset signal RESET according to a reset threshold voltage V LOW and a filtered DC voltage V CC supplied to the comparator 305, wherein the reset threshold voltage V LOW is , for example but not limited to, 6V Is higher than the minimum operating voltage of the electronic ballast controller. When the fluorescent lamp switch is turned off, the main input voltage is pulled low, and at the same time, the filtered DC voltage V CC can be gradually decreased due to the charge stored by a filter capacitor. Therefore, when the fluorescent lamp switch is turned off, the filtered DC voltage V CC is only lower than the reset threshold voltage V LOW after the off time exceeds a predetermined time, for example, 1 sec, wherein the predetermined time is related to the filter capacitor value. .

請參照圖3b,其繪示本發明圖2中電源線開、關感測電路另一較佳實施例之方塊圖。如圖3b所示,本發明該較佳實施例至少包括一電容301、電阻302~303、一比較器304、一延遲單元306及一及閘307。Referring to FIG. 3b, a block diagram of another preferred embodiment of the power line on and off sensing circuit of FIG. 2 of the present invention is shown. As shown in FIG. 3b, the preferred embodiment of the present invention includes at least a capacitor 301, resistors 302-303, a comparator 304, a delay unit 306, and a gate 307.

該電容301係用以濾除該主輸入電壓VIN 之雜訊。該等電阻302~303係用作一分壓電路以依該主輸入電壓VIN 產生一直流電壓VXThe capacitor 301 is used to filter out noise of the main input voltage V IN . The resistors 302-303 are used as a voltage dividing circuit to generate a DC voltage V X according to the main input voltage V IN .

該比較器304係用以依一感測臨界電壓VTH 及該直流電壓VX 產生該開、關感測信號VCNT 。該感測臨界電壓VTH 較佳為,例如但不限於11V。圖3c繪示了VIN 、VX 及VCNT 信號於日光燈開關被接連開、關時之波形圖。如圖3c所示,當VX 掉至該感測臨界電壓VTH 以下,該開、關感測信號VCNT 即由低電位改變狀態至高電位;當VX 爬升至該感測臨界電壓VTH 之上,該開、關感測信號VCNT 即由高電位改變狀態至低電位。The comparator 304 is configured to generate the on/off sensing signal V CNT according to a sensing threshold voltage V TH and the DC voltage V X . The sense threshold voltage V TH is preferably, for example but not limited to, 11V. Figure 3c shows the waveforms of the V IN , V X and V CNT signals when the fluorescent lamp switch is turned on and off. As shown in FIG. 3c, when V X falls below the sensing threshold voltage V TH , the on and off sensing signal V CNT changes from a low potential state to a high potential; when V X climbs to the sensing threshold voltage V TH Above, the on and off sensing signal V CNT changes from a high potential state to a low potential.

該延遲單元306係用以延遲該開、關感測信號VCNT 該預定時間以產生一經延遲信號VCNTDThe delay unit 306 is configured to delay the opening and closing of the sensing signal V CNT for a predetermined time to generate a delayed signal V CNTD .

該及閘307係用以依該開、關感測信號VCNT 及該經延遲信號VCNTD 產生該重置信號RESET。當該開、關感測信號VCNT 之脈衝寬度小於該預定時間,該重置信號RESET會保持在低電位;當該開、關感測信號VCNT 之脈衝寬度大於該預定時間,該重置信號RESET會改變狀態至高電位。The gate 307 is configured to generate the reset signal RESET according to the on and off sensing signal V CNT and the delayed signal V CNTD . When the pulse width of the on/off sensing signal V CNT is less than the predetermined time, the reset signal RESET is kept at a low potential; when the pulse width of the on and off sensing signal V CNT is greater than the predetermined time, the reset The signal RESET changes state to high.

圖4a繪示本發明圖2中電源線開、關感測電路又一較佳實施例之方塊圖。如圖4a所示,本發明該較佳實施例至少包括一VCC 起動電路401、一濾波電容402、一比較器403、電阻404~405及一比較器406。4a is a block diagram of still another preferred embodiment of the power line turn-on and turn-off sensing circuit of FIG. 2 of the present invention. As shown in FIG. 4a, the preferred embodiment of the present invention includes at least a V CC starting circuit 401, a filter capacitor 402, a comparator 403, resistors 404-405, and a comparator 406.

該VCC 起動電路401係用以依該主輸入電壓VIN 產生該經濾波直流電壓VCC 。該濾波電容402係用以濾除該經濾波直流電壓VCC 之雜訊。The V CC starting circuit 401 is configured to generate the filtered DC voltage V CC according to the main input voltage V IN . The filter capacitor 402 is configured to filter out the noise of the filtered DC voltage V CC .

該比較器403、電阻404~405係用以實現一施密特觸發器以依該經濾波直流電壓VCC 產生該開、關感測信號VCNT 。該施密特觸發器之低臨界電壓係依一UVLO(Under Voltage Lock Out-欠壓鎖定)關閉準位VUVLO_OFF 而設,其值為例如但不限於9V,而該施密特觸發器之高臨界電壓係依一UVLO導通準位VUVLO_ON 而設,其值為例如但不限於13V。圖4c繪示了VIN 、VCC 及VCNT 信號於日光燈開關被接連開、關時之波形圖。當VCC 掉至該UVLO關閉準位VUVLO_OFF 以下,該開、關感測信號VCNT 即由低電位改變狀態至高電位;當VCC 爬升至該UVLO導通準位VUVLO_ON 之上,該開、關感測信號VCNT 即由高電位改變狀態至低電位。The comparator 403 and the resistors 404-405 are configured to implement a Schmitt trigger to generate the on/off sensing signal V CNT according to the filtered DC voltage V CC . The low threshold voltage of the Schmitt trigger is set according to a UVLO (Under Voltage Lock Out ) turn-off level V UVLO_OFF , and its value is, for example but not limited to, 9V, and the high threshold voltage of the Schmitt trigger It is set according to a UVLO conduction level V UVLO_ON , and its value is, for example, but not limited to, 13V. Figure 4c shows the waveforms of the V IN , V CC and V CNT signals when the fluorescent lamp switch is turned on and off. When V CC falls below the UVLO turn-off level V UVLO_OFF , the turn-on and turn-off sensing signal V CNT changes from a low potential state to a high potential; when V CC climbs above the UVLO turn-on level V UVLO_ON , the turn-on, The off sensing signal V CNT changes from a high potential state to a low potential.

該比較器406係用以依一重置臨界電壓VLOW 及該經濾波直流電壓VCC 產生該重置信號RESET,其中該重置臨界電壓VLOW ,例如但不限於6V,係高於電子安定器控制器之最低操作電壓。當該日光燈開關被關閉,該主輸入電壓VIN 即被拉低,而在此同時該經濾波直流電壓VCC 卻可因著該濾波電容402所儲存之電荷而漸漸下降。因此,當該日光燈開關被關閉,該經濾波直流電壓VCC 只有在關閉時間超過一預定時間,例如1sec後才會低於該重置臨界電壓VLOW ,其中該預定時間與該濾波電容402之電容值有關。The comparator 406 is configured to generate the reset signal RESET according to a reset threshold voltage V LOW and the filtered DC voltage V CC , wherein the reset threshold voltage V LOW , for example but not limited to 6V, is higher than the electronic stability The minimum operating voltage of the controller. When the fluorescent lamp switch is turned off, the main input voltage V IN is pulled low, and at the same time, the filtered DC voltage V CC may gradually decrease due to the charge stored by the filter capacitor 402. Therefore, when the fluorescent lamp switch is turned off, the filtered DC voltage V CC is lower than the reset threshold voltage V LOW only after the off time exceeds a predetermined time, for example, 1 sec, wherein the predetermined time and the filter capacitor 402 are The capacitance value is related.

圖4b繪示本發明圖2中電源線開、關感測電路又一較佳實施例之方塊圖。如圖4b所示,本發明該較佳實施例至少包括一VCC 起動電路401、一濾波電容402、一比較器403、電阻404~405、一延遲單元407及一及閘408。4b is a block diagram of still another preferred embodiment of the power line turn-on and turn-off sensing circuit of FIG. 2 of the present invention. As shown in FIG. 4b, the preferred embodiment of the present invention includes at least a V CC starting circuit 401, a filter capacitor 402, a comparator 403, resistors 404-405, a delay unit 407, and a gate 408.

該VCC 起動電路401係用以依該主輸入電壓VIN 產生該經濾波直流電壓VCCThe V CC starting circuit 401 is configured to generate the filtered DC voltage V CC according to the main input voltage V IN .

該濾波電容402係用以濾除該經濾波直流電壓VCC 之雜訊。The filter capacitor 402 is configured to filter out the noise of the filtered DC voltage V CC .

該比較器403、電阻404~405係用以實現一施密特觸發器以依該經濾波直流電壓VCC 產生該開、關感測信號VCNT 。該施密特觸發器之低臨界電壓係依一UVLO(Under Voltage Lock Out-欠壓鎖定)關閉準位VUVLO_OFF 而設,其值為例如但不限於9V,而該施密特觸發器之高臨界電壓係依一UVLO導通準位VUVLO_ON 而設,其值為例如但不限於13V。圖4c繪示了VIN 、VCC 及VCNT 信號於日光燈開關被接連開、關時之波形圖。當VCC 掉至該UVLO關閉準位VUVLO_OFF 以下,該開、關感測信號VCNT 即由低電位改變狀態至高電位;當VCC 爬升至該UVLO導通準位VUVLO_ON 之上,該開、關感測信號VCNT 即由高電位改變狀態至低電位。The comparator 403 and the resistors 404-405 are configured to implement a Schmitt trigger to generate the on/off sensing signal V CNT according to the filtered DC voltage V CC . The low threshold voltage of the Schmitt trigger is set according to a UVLO (Under Voltage Lock Out ) turn-off level V UVLO_OFF , and its value is, for example but not limited to, 9V, and the high threshold voltage of the Schmitt trigger It is set according to a UVLO conduction level V UVLO_ON , and its value is, for example, but not limited to, 13V. Figure 4c shows the waveforms of the V IN , V CC and V CNT signals when the fluorescent lamp switch is turned on and off. When V CC falls below the UVLO turn-off level V UVLO_OFF , the turn-on and turn-off sensing signal V CNT changes from a low potential state to a high potential; when V CC climbs above the UVLO turn-on level V UVLO_ON , the turn-on, The off sensing signal V CNT changes from a high potential state to a low potential.

該延遲單元407係用以延遲該開、關感測信號VCNT 該預定時間以產生一經延遲信號VCNTDThe delay unit 407 is configured to delay the opening and closing of the sensing signal V CNT for a predetermined time to generate a delayed signal V CNTD .

該及閘408係用以依該開、關感測信號VCNT 及該經延遲信號VCNTD 產生該重置信號RESET。當該開、關感測信號VCNT 之脈衝寬度小於該預定時間,該重置信號RESET會保持在低電位;當該開、關感測信號VCNT 之脈衝寬度大於該預定時間,該重置信號RESET會改變狀態至高電位。The gate 408 is configured to generate the reset signal RESET according to the on and off sensing signal V CNT and the delayed signal V CNTD . When the pulse width of the on/off sensing signal V CNT is less than the predetermined time, the reset signal RESET is kept at a low potential; when the pulse width of the on and off sensing signal V CNT is greater than the predetermined time, the reset The signal RESET changes state to high.

所以經由本發明之實施,即可呈現一全然整合之單晶片電子安定器,其係藉由感測一日光燈開關之開、關次數以調控一日光燈之亮度,故具精簡架構之本發明確實克服了習知電路之缺點。Therefore, through the implementation of the present invention, a fully integrated single-chip electronic ballast can be presented, which senses the brightness of a fluorescent lamp by sensing the number of times the fluorescent lamp is turned on and off, so the present invention with a simplified structure does overcome The shortcomings of the conventional circuit.

本案所揭示者,乃較佳實施例,舉凡局部之變更或修飾而源於本案之技術思想而為熟習該項技藝之人所易於推知者,俱不脫本案之專利權範疇。The disclosure of the present invention is a preferred embodiment. Any change or modification of the present invention originating from the technical idea of the present invention and being easily inferred by those skilled in the art will not deviate from the scope of patent rights of the present invention.

綜上所陳,本案無論就目的、手段與功效,在在顯示其迥異於習知之技術特徵,且其首先發明合於實用,亦在在符合發明之專利要件,懇請 貴審查委員明察,並祈早日賜予專利,俾嘉惠社會,實感德便。In summary, this case, regardless of its purpose, means and efficacy, is showing its technical characteristics that are different from the conventional ones, and its first invention is practical and practical, and it is also in compliance with the patent requirements of the invention. I will be granted a patent at an early date.

101...全橋整流器101. . . Full bridge rectifier

102、401...VCC 起動電路102, 401. . . V CC start circuit

103...電子安定器控制器103. . . Electronic ballast controller

104~105...NMOS電晶體104~105. . . NMOS transistor

106...分壓電路106. . . Voltage dividing circuit

201...電源線開、關感測電路201. . . Power line on and off sensing circuit

202...計數器202. . . counter

203...數位類比轉換器203. . . Digital analog converter

204...相位控制不重疊驅動器204. . . Phase control does not overlap the driver

308...不重疊驅動器308. . . Non-overlapping drives

301、402...濾波電容301, 402. . . Filter capacitor

302~303、404~405...電阻302~303, 404~405. . . resistance

304~305、403、406...比較器304~305, 403, 406. . . Comparators

306、407...延遲單元306, 407. . . Delay unit

307、408...及閘307, 408. . . Gate

圖1為一示意圖,其繪示習知一具有日光燈亮度調控功能之電子安定器之典型架構。FIG. 1 is a schematic diagram showing a typical architecture of an electronic ballast having a brightness adjustment function of a fluorescent lamp.

圖2為一示意圖,其繪示本發明電子安定器一較佳實施例之方塊圖。2 is a schematic block diagram showing a preferred embodiment of the electronic ballast of the present invention.

圖3a為一示意圖,其繪示本發明圖2中電源線開、關感測電路一較佳實施例之方塊圖。FIG. 3a is a schematic diagram showing a preferred embodiment of the power line on and off sensing circuit of FIG. 2 of the present invention.

圖3b為一示意圖,其繪示本發明圖2中電源線開、關感測電路另一較佳實施例之方塊圖。FIG. 3b is a schematic diagram showing another preferred embodiment of the power line opening and closing sensing circuit of FIG. 2 of the present invention.

圖3c為一示意圖,其繪示本發明圖3a及圖3b中之VX 及VCNT 信號於交流電源接連被開、關時之波形圖。FIG. 3c is a schematic diagram showing waveforms of the V X and V CNT signals in FIGS. 3 a and 3 b of the present invention when the AC power source is turned on and off in succession.

圖4a為一示意圖,其繪示本發明圖2中電源線開、關感測電路又一較佳實施例之方塊圖。4a is a schematic diagram showing another preferred embodiment of the power line on and off sensing circuit of FIG. 2 of the present invention.

圖4b為一示意圖,其繪示本發明圖2中電源線開、關感測電路又一較佳實施例之方塊圖。FIG. 4b is a schematic diagram showing another preferred embodiment of the power line turn-on and turn-off sensing circuit of FIG. 2 of the present invention.

圖4c為一示意圖,其繪示本發明圖4a及圖4b中之VCC 及VCNT 信號於交流電源接連被開、關時之波形圖。4c is a schematic diagram showing the waveforms of the V CC and V CNT signals in FIG. 4a and FIG. 4b when the AC power source is turned on and off in succession.

圖5為一示意圖,其繪示本發明圖2以相位控制調變亮度範圍之波形圖。FIG. 5 is a schematic diagram showing the waveform of the phase-controlled modulation luminance range of FIG. 2 of the present invention.

201...電源線開、關感測電路201. . . Power line on and off sensing circuit

202...計數器202. . . counter

203...數位類比轉換器203. . . Digital analog converter

204...相位控制不重疊驅動器204. . . Phase control does not overlap the driver

Claims (7)

一種以電源線感測調控亮度之電子安定器,適用於日光燈,該電子安定器具有:一電源線開、關感測電路,其係用以對一直流電壓施行一電壓比較運算以產生一開、關感測信號,及用以偵測一經濾波直流電壓其下降至低於一重置臨界準位之時點以產生一重置信號,其中該直流電壓及該經濾波直流電壓係得自一主輸入電壓,而該主輸入電壓係由一電源線整流而得,且該重置臨界準位係高於該電子安定器之最小工作電壓;一調光電壓產生器,其係用以依該開、關感測信號之一計數值產生一調光電壓,且該調光電壓產生器在該電源線被關閉超過一預定時間時會被該重置信號重置;以及一相位控制不重疊驅動器,其係用以依該調光電壓產生一高側驅動信號及一低側驅動信號以遞送一燈管電流,其中該調光電壓係用以產生一相位,而該相位則用以產生該燈管電流;其中該電源線開、關感測電路具有:一電容,其係用以濾除該主輸入電壓之雜訊;一分壓電路,其係用以依該主輸入電壓產生該直流電壓;一第一比較器,其係用以依該直流電壓及一感測臨界電壓產生該開、關感測信號;以及一第二比較器,其係用以依該經濾波直流電壓及一重置臨界電壓產生該重置信號,其中該重置臨界電壓之準位係對應於該經濾波直流電壓在該電源線被關閉達一預定時間後之準位。 The utility model relates to an electronic ballast for controlling brightness by a power line, which is suitable for a fluorescent lamp. The electronic ballast has a power line opening and closing sensing circuit, which is used for performing a voltage comparison operation on the DC voltage to generate an opening. And detecting a signal, and detecting a time when the filtered DC voltage drops below a reset threshold level to generate a reset signal, wherein the DC voltage and the filtered DC voltage are obtained from a master Input voltage, and the main input voltage is rectified by a power line, and the reset threshold level is higher than the minimum working voltage of the electronic ballast; a dimming voltage generator is used to open And turning off one of the sensing signals to generate a dimming voltage, and the dimming voltage generator is reset by the reset signal when the power line is turned off for more than a predetermined time; and a phase control does not overlap the driver, The method is configured to generate a high side driving signal and a low side driving signal to deliver a lamp current according to the dimming voltage, wherein the dimming voltage is used to generate a phase, and the phase is used to generate the lamp tube. The power line open and close sensing circuit has: a capacitor for filtering noise of the main input voltage; and a voltage dividing circuit for generating the DC voltage according to the main input voltage a first comparator for generating the on and off sensing signals according to the DC voltage and a sensing threshold voltage; and a second comparator for filtering the DC voltage and a weight Setting the threshold voltage generates the reset signal, wherein the level of the reset threshold voltage corresponds to a level at which the filtered DC voltage is turned off after the power line is turned off for a predetermined time. 如申請專利範圍第1項之以電源線感測調控亮度之電子安定器,其中該電源線開、關感測電路具有:一電容,其係用以濾除該主輸入電壓之雜訊;一分壓電路,其係用以依該主輸入電壓產生該直流電壓;一比較器,其係用以依該直流電壓及一感測臨界電壓產生該 開、關感測信號;一延遲單元,其係用以延遲該開、關感測信號該預定時間以產生一經延遲信號;以及一及閘,其係用以依該開、關感測信號及該經延遲信號產生該重置信號。 For example, in the first application of the patent scope, the power ballast senses the brightness of the electronic ballast, wherein the power line on and off sensing circuit has: a capacitor for filtering the noise of the main input voltage; a voltage dividing circuit for generating the DC voltage according to the main input voltage; a comparator for generating the current voltage according to the DC voltage and a sensing threshold voltage Turning on and off the sensing signal; a delay unit for delaying the opening and closing of the sensing signal for a predetermined time to generate a delayed signal; and a gate for the opening and closing of the sensing signal and The delayed signal produces the reset signal. 如申請專利範圍第1項之以電源線感測調控亮度之電子安定器,其中該電源線開、關感測電路具有:一起動電路,其係用以依該主輸入電壓產生該經濾波直流電壓;一電容,其係用以濾除該經濾波直流電壓之雜訊;一施密特觸發電路,其係用以依該經濾波直流電壓產生該開、關感測信號,其中該施密特觸發電路具有一高臨界電壓,其係對應於一UVLO導通準位,及一低臨界電壓,其係對應於一UVLO關閉準位;以及一比較器,其係用以依該經濾波直流電壓及一重置臨界電壓產生該重置信號,其中該重置臨界電壓之準位係對應於該經濾波直流電壓在該電源線被關閉達一預定時間後之準位。 For example, in the first application of the patent scope, the power ballast senses the brightness of the electronic ballast, wherein the power line on and off sensing circuit has: a moving circuit for generating the filtered DC according to the main input voltage. a capacitor, which is used to filter out the filtered DC voltage noise; a Schmitt trigger circuit for generating the on and off sensing signals according to the filtered DC voltage, wherein the Schmitt The trigger circuit has a high threshold voltage corresponding to a UVLO turn-on level, and a low threshold voltage corresponding to a UVLO turn-off level; and a comparator for filtering the DC voltage and The reset threshold voltage is generated by a reset threshold voltage, wherein the level of the reset threshold voltage corresponds to a level at which the filtered DC voltage is turned off after the power line is turned off for a predetermined time. 如申請專利範圍第1項之以電源線感測調控亮度之電子安定器,其中該電源線開、關感測電路具有:一起動電路,其係用以依該主輸入電壓產生該經濾波直流電壓;一電容,其係用以濾除該經濾波直流電壓之雜訊;一施密特觸發電路,其係用以依該經濾波直流電壓產生該開、關感測信號,其中該施密特觸發電路具有一高臨界電壓,其係對應於一UVLO導通準位,及一低臨界電壓,其係對應於一UVLO關閉準位;一延遲單元,其係用以延遲該開、關感測信號該預定時間以產生一經延遲信號;以及一及閘,其係用以依該開、關感測信號及該經延遲信號產生 該重置信號。 For example, in the first application of the patent scope, the power ballast senses the brightness of the electronic ballast, wherein the power line on and off sensing circuit has: a moving circuit for generating the filtered DC according to the main input voltage. a capacitor, which is used to filter out the filtered DC voltage noise; a Schmitt trigger circuit for generating the on and off sensing signals according to the filtered DC voltage, wherein the Schmitt The trigger circuit has a high threshold voltage corresponding to a UVLO turn-on level, and a low threshold voltage corresponding to a UVLO turn-off level; a delay unit for delaying the turn-on and turn-off sensing signals The predetermined time to generate a delayed signal; and a gate and a gate for generating the signal according to the opening and closing and the delayed signal The reset signal. 如申請專利範圍第1項之以電源線感測調控亮度之電子安定器,其中該調光電壓產生器具有:一計數器,其係用以依該開、關感測信號產生一數位計數值,且該計數器在該電源線被關閉超過該預定時間時會被該重置信號重置;以及一數位類比轉換器,其係用以依該數位計數值產生該調光電壓。 For example, the electronic ballast for power line sensing and adjusting brightness is in the first aspect of the patent application, wherein the dimming voltage generator has: a counter for generating a digital counter value according to the opening and closing sensing signals, And the counter is reset by the reset signal when the power line is turned off for more than the predetermined time; and a digital analog converter is configured to generate the dimming voltage according to the digital count value. 如申請專利範圍第1項之以電源線感測調控亮度之電子安定器,其中該相位控制不重疊驅動器係以一安定器控制器IR21592實現。 For example, the electronic ballast for power line sensing and brightness adjustment is applied in the first item of the patent scope, wherein the phase control non-overlapping driver is implemented by a ballast controller IR21592. 如申請專利範圍第1項之以電源線感測調控亮度之電子安定器,其中該相位控制不重疊驅動器係以一安定器控制器IR21593實現。For example, in the first application of the patent scope, the power ballast senses the brightness of the electronic ballast, wherein the phase control non-overlapping driver is implemented by a ballast controller IR21593.
TW098127231A 2009-08-13 2009-08-13 An electronic ballast that senses the brightness of the power line TWI406598B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW098127231A TWI406598B (en) 2009-08-13 2009-08-13 An electronic ballast that senses the brightness of the power line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW098127231A TWI406598B (en) 2009-08-13 2009-08-13 An electronic ballast that senses the brightness of the power line

Publications (2)

Publication Number Publication Date
TW201106804A TW201106804A (en) 2011-02-16
TWI406598B true TWI406598B (en) 2013-08-21

Family

ID=44814450

Family Applications (1)

Application Number Title Priority Date Filing Date
TW098127231A TWI406598B (en) 2009-08-13 2009-08-13 An electronic ballast that senses the brightness of the power line

Country Status (1)

Country Link
TW (1) TWI406598B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050218839A1 (en) * 2002-10-04 2005-10-06 International Rectifier Corporation Dimmable fluorescent lamp package
TWM306442U (en) * 2006-09-12 2007-02-11 Cheng Hou Entpr Co Ltd Light-adjusting apparatus of energy saving bulb
US20070085488A1 (en) * 2005-10-12 2007-04-19 Thomas Ribarich Dimmable ballast control integrated circuit
US20080180037A1 (en) * 2007-01-29 2008-07-31 Empower Electronics, Inc Electronic ballasts for lighting systems

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050218839A1 (en) * 2002-10-04 2005-10-06 International Rectifier Corporation Dimmable fluorescent lamp package
US20070085488A1 (en) * 2005-10-12 2007-04-19 Thomas Ribarich Dimmable ballast control integrated circuit
TWM306442U (en) * 2006-09-12 2007-02-11 Cheng Hou Entpr Co Ltd Light-adjusting apparatus of energy saving bulb
US20080180037A1 (en) * 2007-01-29 2008-07-31 Empower Electronics, Inc Electronic ballasts for lighting systems

Also Published As

Publication number Publication date
TW201106804A (en) 2011-02-16

Similar Documents

Publication Publication Date Title
US8581504B2 (en) Switching power converter control with triac-based leading edge dimmer compatibility
CN104768285B (en) System and method for carrying out brightness adjustment control using system controller
US7323827B2 (en) Ripple reduction method for electronic ballasts
JP5959624B2 (en) Dimmable LED driver and control method thereof
US7528554B2 (en) Electronic ballast having a boost converter with an improved range of output power
TWI508625B (en) Switching power converter control apparatus and method, and power control/lighting system
US7759881B1 (en) LED lighting system with a multiple mode current control dimming strategy
TWI436689B (en) Lighting apparatus and control method thereof
TWI524818B (en) Use the TRIAC dimmer dimming control system and method
US7265498B2 (en) Dimmer control system and controlling method thereof
US7982413B2 (en) Electronic ballast with dimming control from power line sensing
US20170238380A1 (en) Ballast circuit
CN103857149A (en) LED lighting apparatus, current regulator for the LED lighting apparatus, and current regulation method of the LED lighting apparatus
TWI653907B (en) A driver circuit for a light source, and a controller for luminance and color temperature
US7365499B2 (en) Crest factor reduction method for electronically ballasted lamps
JP5851083B2 (en) Method and apparatus for reducing capacitance usage
TWI479942B (en) Adaptive current regulation for solid state lighting
TWI406598B (en) An electronic ballast that senses the brightness of the power line
CN208572491U (en) Control circuit, LED drive chip and LED drive system
CN106793348B (en) Multifunctional LED dims Dolby circuit and LED dimming power sources
TWI404460B (en) An electronic ballast that senses the brightness of the power line
EP1879285B1 (en) Power supply apparatus using half-bridge circuit
CN101146392A (en) Electronic cut-in unit with asymmetrical inverter actuation
TWI410175B (en) An electronic ballast that senses the brightness of the power line
TWI555438B (en) Adaptive current regulation for solid state lighting

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees