TWI401883B - Switching power supply circuit - Google Patents
Switching power supply circuit Download PDFInfo
- Publication number
- TWI401883B TWI401883B TW99119205A TW99119205A TWI401883B TW I401883 B TWI401883 B TW I401883B TW 99119205 A TW99119205 A TW 99119205A TW 99119205 A TW99119205 A TW 99119205A TW I401883 B TWI401883 B TW I401883B
- Authority
- TW
- Taiwan
- Prior art keywords
- power supply
- circuit
- voltage
- switching
- switching power
- Prior art date
Links
Description
本發明涉及一種開關電源領域,尤其涉及一種穩定、可靠地輸出電源電壓的開關電源電路。 The invention relates to the field of switching power supplies, and in particular to a switching power supply circuit for stably and reliably outputting a power supply voltage.
大多數開關電源架構採用雙電源輸出共模訊號電壓,例如採用一個輸出+5V電壓的電源以及一個輸出-5V電壓的電源,然而採用雙電源輸出的共模電壓較高且不穩定,當其輸出的電壓值高且不穩定時,很容易超過負載中的電子元器件及積體電路的額度功率,從而導致電子元器件及積體電路的壽命減短,甚至有時會損壞電子元器件。 Most switching power supply architectures use dual-supply output common-mode signal voltages, such as a power supply with +5V output and a power supply with -5V output. However, the common-mode voltage of the dual-supply output is high and unstable when its output When the voltage value is high and unstable, it is easy to exceed the power of the electronic component and the integrated circuit in the load, resulting in a shortened life of the electronic component and the integrated circuit, and sometimes even damaging the electronic component.
因此,人們想到採用一個單電源替代該雙電源,然而,採用單電源後,開關電路需要相應地做改進。 Therefore, it is thought to replace the dual power supply with a single power supply. However, after a single power supply, the switching circuit needs to be improved accordingly.
有鑒於此,有必要提供一種用於單電源開關電源電路,可提供穩定可靠地電源輸出。 In view of this, it is necessary to provide a single-supply switching power supply circuit that provides a stable and reliable power supply output.
一種開關電源電路電連接於電源與輸出端之間。電連接於單電源與輸出端之間,包括控制電路、邏輯電路及開關單元。所述控制電路用於在開關電源電路開啟後產生控制電壓訊號 。所述邏輯電路響應所述控制電壓訊號開啟邏輯電路並將控制電壓訊號進行邏輯反向輸出至開關單元。開關單元回應所述邏輯反向的控制訊號而相應進入導通或關閉狀態,使所述單電源電壓通過輸出端向負載供電或截斷單電源通過輸出端向負載停止供電。 A switching power supply circuit is electrically connected between the power supply and the output terminal. Electrically connected between the single power supply and the output terminal, including the control circuit, the logic circuit and the switch unit. The control circuit is configured to generate a control voltage signal after the switching power supply circuit is turned on . The logic circuit turns on the logic circuit in response to the control voltage signal and logically outputs the control voltage signal to the switching unit. The switch unit responds to the logic reverse control signal and enters an on or off state correspondingly, so that the single power supply voltage supplies power to the load through the output terminal or cuts off the single power supply to stop the power supply to the load through the output end.
與現有技術相比,所述邏輯電路將控制電壓訊號反向輸出至開關單元並與電源電壓比較後導通或關閉開關單元,控制開關單元的導通或者關閉的時間,使電源電壓通過輸出端向負載輸出穩定且可靠的電壓。 Compared with the prior art, the logic circuit reversely outputs the control voltage signal to the switch unit and compares with the power supply voltage to turn on or off the switch unit, and controls the time when the switch unit is turned on or off, so that the power supply voltage passes through the output end to the load. Outputs a stable and reliable voltage.
10‧‧‧開關電源系統 10‧‧‧Switching Power System
20‧‧‧電源 20‧‧‧Power supply
30‧‧‧開關電源電路 30‧‧‧Switching power supply circuit
50‧‧‧輸出端 50‧‧‧output
31‧‧‧控制電路 31‧‧‧Control circuit
33‧‧‧邏輯電路 33‧‧‧Logical circuits
35‧‧‧開關單元 35‧‧‧Switch unit
331‧‧‧三極管 331‧‧‧ Triode
351 332 352‧‧‧電子開關管 第一濾波分壓電路 第二濾波分壓電路 351 332 352‧‧‧Electronic switch tube First filter voltage divider circuit Second filter voltage divider circuit
R1‧‧‧第一分壓電阻 R1‧‧‧ first voltage divider resistor
R2‧‧‧第二分壓電阻 R2‧‧‧Second voltage divider resistor
圖1為本發明的一實施方式中開關電源電路的電路框圖。 1 is a circuit block diagram of a switching power supply circuit according to an embodiment of the present invention.
圖2為本發明一實施方式的開關電源電路的具體電路圖。 2 is a specific circuit diagram of a switching power supply circuit according to an embodiment of the present invention.
下面將結合附圖,對本發明作進一步的詳細說明。 The invention will be further described in detail below with reference to the accompanying drawings.
請參閱圖1,開關電源系統10包括單電源20、開關電源電路30、及輸出端50。開關電源電路30位於單電源20以及輸出端50之間,用於將單電源20輸出的電壓進行穩壓處理後通過輸出端50輸出給負載。其中單電源20正極接地,通過負極將電壓輸入至所述開關電源電路30。 Referring to FIG. 1, the switching power supply system 10 includes a single power supply 20, a switching power supply circuit 30, and an output terminal 50. The switching power supply circuit 30 is located between the single power supply 20 and the output terminal 50 for regulating the voltage output from the single power supply 20 and outputting it to the load through the output terminal 50. The single power source 20 is positively grounded, and a voltage is input to the switching power supply circuit 30 through the negative electrode.
開關電源電路30包括控制電路31、邏輯電路33和開關單元35。 The switching power supply circuit 30 includes a control circuit 31, a logic circuit 33, and a switching unit 35.
所述控制電路31用於在開關電源電路30開啟後產生控制電壓 訊號;所述邏輯電路33響應所述控制電壓訊號開啟邏輯電路33並將控制電壓訊號進行邏輯反向輸出至開關單元35。開關單元35回應所述已邏輯反向的控制訊號而相應進入導通或關閉狀態,使所述單電源電壓通過輸出端50向負載供電或截斷單電源20通過輸出端50向負載停止供電。 The control circuit 31 is configured to generate a control voltage after the switching power supply circuit 30 is turned on. The logic circuit 33 turns on the logic circuit 33 in response to the control voltage signal and logically outputs the control voltage signal to the switching unit 35. The switch unit 35 responds to the logic reversed control signal and enters an on or off state correspondingly, so that the single power supply voltage supplies power to the load through the output terminal 50 or cuts off the single power supply 20 to stop the power supply to the load through the output terminal 50.
請參閱圖2,控制電路31用於產生控制電壓訊號並輸入至邏輯電路33。在本實施方式中,所述控制電路31為一方波或矩形波生成器,輸出一正、負值電平電壓訊號不斷變化的方波訊號。 Referring to FIG. 2, the control circuit 31 is configured to generate a control voltage signal and input it to the logic circuit 33. In the present embodiment, the control circuit 31 is a square wave or rectangular wave generator that outputs a square wave signal whose positive and negative level voltage signals are constantly changing.
邏輯電路33包括第一分壓電阻R1和通過第一分壓電阻R1接地的三極管331(圖中所示為NPN晶體三極管331)。三極管331的基極與控制電路31電連接,集電極與開關單元35連接,發射極通過第一分壓電阻R1接地。邏輯電路33還包括電連接於三極管331的基極和發射極之間的濾波分壓電路(如圖所示,濾波分壓電路包括相互並聯的電容和電阻)。 The logic circuit 33 includes a first voltage dividing resistor R1 and a transistor 331 (shown as an NPN transistor 331) that is grounded through the first voltage dividing resistor R1. The base of the transistor 331 is electrically connected to the control circuit 31, the collector is connected to the switching unit 35, and the emitter is grounded through the first voltage dividing resistor R1. The logic circuit 33 further includes a filter voltage dividing circuit electrically connected between the base and the emitter of the transistor 331 (as shown, the filter voltage dividing circuit includes capacitors and resistors connected in parallel with each other).
開關單元35包括第二分壓電阻R2和通過第二分壓電阻R2與邏輯電路33相連接的電子開關管351。在本實施方式中,電子開關管351為N溝道增強型MOS管Q1(以下稱為:NMOS管Q1),NMOS管Q1的源極電連接於單電源20的電源輸出端,漏極電連接於開關電源電路的輸出端50,柵極電連接於第二分壓電阻R2一端,第二分壓電阻R2另一端電連接於三極管331的集電極。開關單元35還包括電連接於N溝道增強型MOS的源極和柵極之間的濾波分壓電路(如圖所示,濾波分壓電路包括相 互並聯的電容和電阻)。 The switch unit 35 includes a second voltage dividing resistor R2 and an electronic switch tube 351 connected to the logic circuit 33 through the second voltage dividing resistor R2. In the present embodiment, the electronic switch tube 351 is an N-channel enhancement type MOS transistor Q1 (hereinafter referred to as an NMOS transistor Q1), and the source of the NMOS transistor Q1 is electrically connected to the power supply output terminal of the single power source 20, and the drain is electrically connected. The output terminal 50 of the switching power supply circuit is electrically connected to one end of the second voltage dividing resistor R2, and the other end of the second voltage dividing resistor R2 is electrically connected to the collector of the transistor 331. The switching unit 35 further includes a filter voltage dividing circuit electrically connected between the source and the gate of the N-channel enhancement type MOS (as shown, the filter voltage dividing circuit includes phases Capacitors and resistors in parallel with each other).
當控制電路31輸出一負值高電平電壓(例如-3V)給三極管331的基極時,三極管331導通,所述三極管331集電極輸出正值高電平電壓訊號(例如+3V)。此時,與該三極管331集電極連接的NMOS管Q1的柵極接收該正值高電平電壓訊號而處於高電平,從而使得NMOS管Q1相應導通,單電源20的電壓通過所述開關單元35向輸出端50提供共模電壓。 When the control circuit 31 outputs a negative high level voltage (e.g., -3V) to the base of the transistor 331, the transistor 331 is turned on, and the collector of the transistor 331 outputs a positive high level voltage signal (e.g., +3V). At this time, the gate of the NMOS transistor Q1 connected to the collector of the transistor 331 receives the positive high-level voltage signal and is at a high level, so that the NMOS transistor Q1 is turned on correspondingly, and the voltage of the single power source 20 passes through the switching unit. 35 provides a common mode voltage to output 50.
當控制電路31輸出正值高電平訊號時,三極管331截止,NMOS管Q1的柵極和源極均與該單電源20電連接而獲得一相等的電壓而將該NMOS管Q1截止,使輸出端50無電壓輸出。 When the control circuit 31 outputs a positive high level signal, the transistor 331 is turned off, and the gate and the source of the NMOS transistor Q1 are electrically connected to the single power source 20 to obtain an equal voltage to turn off the NMOS transistor Q1 to make the output Terminal 50 has no voltage output.
可以理解的是,對於本領域的普通技術人員來說,可以根據本發明的技術構思做出其他各種相應的改變與變形,而所有這些改變與變形都應屬於本發明權利要求的保護範圍。 It is to be understood that those skilled in the art can make various other changes and modifications in accordance with the technical concept of the present invention, and all such changes and modifications are intended to fall within the scope of the appended claims.
10‧‧‧開關電源系統 10‧‧‧Switching Power System
20‧‧‧電源 20‧‧‧Power supply
30‧‧‧開關電源電路 30‧‧‧Switching power supply circuit
50‧‧‧輸出端 50‧‧‧output
31‧‧‧控制電路 31‧‧‧Control circuit
33‧‧‧邏輯電路 33‧‧‧Logical circuits
35‧‧‧開關單元 35‧‧‧Switch unit
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW99119205A TWI401883B (en) | 2010-06-11 | 2010-06-11 | Switching power supply circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW99119205A TWI401883B (en) | 2010-06-11 | 2010-06-11 | Switching power supply circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201145825A TW201145825A (en) | 2011-12-16 |
TWI401883B true TWI401883B (en) | 2013-07-11 |
Family
ID=46766030
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW99119205A TWI401883B (en) | 2010-06-11 | 2010-06-11 | Switching power supply circuit |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI401883B (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200832906A (en) * | 2007-01-31 | 2008-08-01 | Benq Corp | Power switching circuit |
TW201021421A (en) * | 2008-09-05 | 2010-06-01 | Hrvoje Jasa | Power supply insensitive voltage level translator |
-
2010
- 2010-06-11 TW TW99119205A patent/TWI401883B/en not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200832906A (en) * | 2007-01-31 | 2008-08-01 | Benq Corp | Power switching circuit |
TW201021421A (en) * | 2008-09-05 | 2010-06-01 | Hrvoje Jasa | Power supply insensitive voltage level translator |
Also Published As
Publication number | Publication date |
---|---|
TW201145825A (en) | 2011-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9018798B2 (en) | Power supply circuit | |
JP2014206825A (en) | Bias circuit | |
JP2014121084A (en) | Power-on reset circuit | |
CN104142702A (en) | Output circuit and voltage signal output method | |
KR102365806B1 (en) | Voltage detection circuit | |
TWI472155B (en) | Voltage switch circuit | |
US20150381149A1 (en) | Semiconductor device | |
US8854097B2 (en) | Load switch | |
US7545128B2 (en) | Regulator circuit | |
CN108829174B (en) | Linear voltage regulator circuit | |
TWI401883B (en) | Switching power supply circuit | |
JP2007311846A (en) | Oscillation circuit | |
US9939835B2 (en) | Reference potential generation circuit | |
JP5979162B2 (en) | Power-on reset circuit | |
TWI591459B (en) | Analog electronic clock | |
JP5434896B2 (en) | Low voltage protection circuit | |
JP4594064B2 (en) | Surge current suppression circuit and DC power supply device | |
JPWO2019116764A1 (en) | Comparator and oscillator circuit using the comparator | |
JP6232968B2 (en) | Power supply switching control circuit and power supply switching circuit | |
TWI583138B (en) | Voltage Level Shifter Circuit | |
JP2010218360A (en) | Power supply device | |
CN107317570B (en) | Common mode level generating circuit | |
WO2013128802A1 (en) | Voltage detecting circuit | |
CN107481760B (en) | Negative voltage output circuit | |
JP2015177225A (en) | Source ground amplifier circuit and its slew rate improvement method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |