TWI391053B - Printed circuit board and method for manufacturing the same - Google Patents

Printed circuit board and method for manufacturing the same Download PDF

Info

Publication number
TWI391053B
TWI391053B TW99122438A TW99122438A TWI391053B TW I391053 B TWI391053 B TW I391053B TW 99122438 A TW99122438 A TW 99122438A TW 99122438 A TW99122438 A TW 99122438A TW I391053 B TWI391053 B TW I391053B
Authority
TW
Taiwan
Prior art keywords
line
lands
hole
conductive
central portion
Prior art date
Application number
TW99122438A
Other languages
Chinese (zh)
Other versions
TW201204199A (en
Inventor
Chien Pang Cheng
Original Assignee
Zhen Ding Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhen Ding Technology Co Ltd filed Critical Zhen Ding Technology Co Ltd
Priority to TW99122438A priority Critical patent/TWI391053B/en
Publication of TW201204199A publication Critical patent/TW201204199A/en
Application granted granted Critical
Publication of TWI391053B publication Critical patent/TWI391053B/en

Links

Description

電路板及其製作方法 Circuit board and manufacturing method thereof

本發明涉及電路板技術領域,尤其涉及一種較輕薄之電路板及其製作方法。 The present invention relates to the field of circuit board technologies, and in particular, to a thinner and lighter circuit board and a method of fabricating the same.

在資訊、通訊及消費性電子產業中,電路板為所有電子資訊產品不可或缺之基本構成要件。而在具有輕、薄、短、小之要求之可擕式電子設備中,例如手機中,需要使用較為輕薄之電路板,以在狹小之空間中實現電路連接。隨著人們對可攜式電子設備處理資訊要求之提高,電路板之線路愈來愈密集,並且,需要線路橫跨交叉連接以實現電資訊之傳輸與處理。此時,通常需要將電路板做成雙面電路板或多層電路板,以實現線路之連接要求。然,由於雙面電路板或者多層電路板具有較大之厚度與重量,因此難以符合可擕式電子設備輕型化、小型化之要求。 In the information, communications and consumer electronics industries, circuit boards are an essential component of all electronic information products. In portable electronic devices with light, thin, short, and small requirements, such as mobile phones, thinner and thinner circuit boards are needed to achieve circuit connections in a small space. As the demand for processing information on portable electronic devices has increased, circuit boards have become increasingly dense, and lines have to be cross-connected for transmission and processing of electrical information. At this time, it is usually necessary to make the circuit board into a double-sided circuit board or a multi-layer circuit board to realize the connection requirement of the line. However, since the double-sided circuit board or the multi-layer circuit board has a large thickness and weight, it is difficult to meet the requirements of lightweight and miniaturized portable electronic devices.

有鑑於此,提供一種較輕薄之電路板及其製作方法實屬必要。 In view of this, it is necessary to provide a thinner and lighter circuit board and a method of fabricating the same.

以下將以實施例說明一種電路板及其製作方法。 A circuit board and a method of fabricating the same will be described below by way of embodiments.

一種電路板製作方法,包括步驟:提供一覆銅基板,所述覆銅基板包括基底層及貼合於基底層之銅箔層;將所述銅箔層形成線路圖形,所述線路圖形包括依次排列的第三線路、第一線路、第二線路及第四線路,所述第一線路包括第一連接盤以及至少連接於第一連接盤一側之 第一導線,所述第二線路包括第二連接盤以及至少連接於第二連接盤一側之第二導線,所述第三線路包括第三連接盤以及至少連接於第三連接盤一側之第三導線,所述第四線路包括第四連接盤以及至少連接於第四連接盤一側之第四導線,所述第一連接盤之直徑大於第一導線之線寬,所述第二連接盤之直徑大於第二導線之線寬,所述第三連接盤之直徑大於第三導線之線寬,所述第四連接盤之直徑大於第四導線之線寬;在線路圖形上形成覆蓋層,所述覆蓋層具有第一通孔、第二通孔、第三通孔及第四通孔,所述第一連接盤中央部分暴露於第一通孔中,所述第二連接盤中央部分暴露於第二通孔中,所述第三連接盤中央部分暴露於第三通孔中,所述第四連接盤中央部分暴露於第四通孔中;在所述覆蓋層上印刷導電膏,以使導電膏形成填充於第一通孔中之第一導電柱、填充於第二通孔中之第二導電柱、填充於第三通孔中之第三導電柱、填充於第四通孔中之第四導電柱、連接第一導電柱與第二導電柱之第一連接線路以及連接第三導電柱與第四導電柱之第二連接線路,所述第一導電柱與第一連接盤的中央部分電接觸,所述第二導電柱與第二連接盤的中央部分電接觸,所述第三導電柱與第三連接盤的中央部分電接觸,所述第四導電柱與第四連接盤的中央部分電接觸,以使第一線路藉由第一導電柱、第一連接線路與第二導電柱與第二線路電連接以及以使第三線路藉由第三導電柱、第二連接線路與第四導電柱與第四線路電連接;其中,所述第一連接線路與所述第二連接線路平行;在所述第一連接線路及第二連接線路 表面形成保護層,以保護第一連接線路及第二連接線路。 A circuit board manufacturing method includes the steps of: providing a copper-clad substrate, the copper-clad substrate comprising a base layer and a copper foil layer adhered to the base layer; forming the copper foil layer into a circuit pattern, wherein the circuit pattern comprises Arranging a third line, a first line, a second line, and a fourth line, the first line comprising a first connecting plate and at least one side connected to the first connecting plate a first wire, the second wire includes a second land and a second wire connected to at least one side of the second land, the third wire includes a third land and at least one side connected to the third land a third wire, the fourth wire includes a fourth connecting plate and a fourth wire connected to at least one side of the fourth connecting plate, the diameter of the first connecting plate being larger than a line width of the first wire, the second connection The diameter of the disk is greater than the line width of the second wire, the diameter of the third land is greater than the line width of the third wire, the diameter of the fourth land is greater than the line width of the fourth wire; forming a cover layer on the line pattern The cover layer has a first through hole, a second through hole, a third through hole and a fourth through hole, wherein a central portion of the first lands is exposed in the first through hole, and a central portion of the second lands Exposing in the second through hole, the central portion of the third lands is exposed in the third through hole, the central portion of the fourth lands is exposed in the fourth through hole; and the conductive paste is printed on the cover layer, So that the conductive paste is formed to fill the first through hole a conductive pillar, a second conductive pillar filled in the second through hole, a third conductive pillar filled in the third through hole, a fourth conductive pillar filled in the fourth through hole, and the first conductive pillar and the second conductive pillar a first connecting line of the conductive post and a second connecting line connecting the third conductive post and the fourth conductive post, the first conductive post is in electrical contact with a central portion of the first lands, the second conductive post and the second a central portion of the lands electrically contacting, the third conductive post being in electrical contact with a central portion of the third lands, the fourth conductive post being in electrical contact with a central portion of the fourth lands, such that the first line is a conductive post, a first connecting line and a second conductive post are electrically connected to the second line and the third line is electrically connected to the fourth line by the third conductive post, the second connecting line and the fourth conductive post; wherein The first connection line is parallel to the second connection line; at the first connection line and the second connection line The surface forms a protective layer to protect the first connection line and the second connection line.

一種電路板,包括基底層、形成於基底層表面之線路圖形、覆蓋線路圖形之覆蓋層、由導電膏形成之連接結構以及絕緣之保護層。所述線路圖形包括依次排列的第三線路、第一線路、第二線路及第四線路,所述第一線路包括第一連接盤以及至少連接於第一連接盤一側之第一導線,所述第二線路包括第二連接盤以及至少連接於第二連接盤一側之第二導線,所述第三線路包括第三連接盤以及至少連接於第三連接盤一側之第三導線,所述第四線路包括第四連接盤以及至少連接於第四連接盤一側之第四導線,所述第一連接盤之直徑大於第一導線之線寬,所述第二連接盤之直徑大於第二導線之線寬,所述第三連接盤之直徑大於第三導線之線寬,所述第四連接盤之直徑大於第四導線之線寬。所述覆蓋層具有第一通孔、第二通孔、第三通孔及第四通孔,所述第一連接盤中央部分暴露於第一通孔中,所述第二連接盤中央部分暴露於第二通孔中,所述第三連接盤中央部分暴露於第三通孔中,所述第四連接盤中央部分暴露於第四通孔中。所述連接結構包括填充於第一通孔中之第一導電柱、填充於第二通孔中之第二導電柱、填充於第三通孔中之第三導電柱、填充於第四通孔中之第四導電柱、連接第一導電柱與第二導電柱之第一連接線路以及連接第三導電柱與第四導電柱之第二連接線路,所述第一連接線路與所述第二連接線路平行,。所述第一導電柱與第一連 接盤的中央部分電接觸,所述第二導電柱與第二連接盤的中央部分電接觸,所述第三導電柱與第三連接盤的中央部分電接觸,所述第四導電柱與第四連接盤的中央部分電接觸,從而使得第一線路與第二線路電連接以及第三線路與第四線路電連接。所述保護層包覆所述第一連接線路及第二連接線路,用於保護第一連接線路及第二連接線路。 A circuit board comprising a base layer, a circuit pattern formed on a surface of the base layer, a cover layer covering the circuit pattern, a connection structure formed of a conductive paste, and a protective layer of insulation. The circuit pattern includes a third line, a first line, a second line, and a fourth line, which are sequentially arranged, the first line includes a first connecting plate and a first wire connected to at least one side of the first connecting plate, The second line includes a second lands and a second wire connected to at least one side of the second lands, the third line includes a third lands and a third wire connected to at least one side of the third lands. The fourth line includes a fourth connecting plate and a fourth wire connected to at least one side of the fourth connecting plate, the diameter of the first connecting plate is larger than the line width of the first wire, and the diameter of the second connecting plate is larger than the first wire The line width of the two wires is larger than the line width of the third wire, and the diameter of the fourth land is greater than the line width of the fourth wire. The cover layer has a first through hole, a second through hole, a third through hole and a fourth through hole, wherein a central portion of the first connecting plate is exposed in the first through hole, and a central portion of the second connecting plate is exposed In the second through hole, the central portion of the third lands is exposed in the third through hole, and the central portion of the fourth lands is exposed in the fourth through hole. The connection structure includes a first conductive pillar filled in the first through hole, a second conductive pillar filled in the second through hole, a third conductive pillar filled in the third through hole, and filled in the fourth through hole a fourth conductive pillar, a first connecting line connecting the first conductive pillar and the second conductive pillar, and a second connecting line connecting the third conductive pillar and the fourth conductive pillar, the first connecting line and the second connecting line The connection lines are parallel. The first conductive column and the first connection The central portion of the tray is in electrical contact, the second conductive post is in electrical contact with a central portion of the second lands, and the third conductive post is in electrical contact with a central portion of the third lands, the fourth conductive post and the The central portion of the four lands is in electrical contact such that the first line is electrically coupled to the second line and the third line is electrically coupled to the fourth line. The protective layer covers the first connecting line and the second connecting line for protecting the first connecting line and the second connecting line.

本技術方案之電路板製作方法中,藉由在覆蓋層開孔並填充導電膏之方式,可使得線路圖形之線路實現交叉橫跨連接,如此,可製成厚度較小、體積較小之電路板。並且,當製成之電路板為軟板時,可具有較好之撓折性能與使用壽命。 In the circuit board manufacturing method of the present technical solution, by forming a hole in the cover layer and filling the conductive paste, the circuit of the circuit pattern can be cross-connected, so that a circuit having a small thickness and a small volume can be formed. board. Moreover, when the manufactured circuit board is a soft board, it can have better flexing performance and service life.

下面結合附圖及實施例對本技術方案提供之電路板及其製作方法作進一步說明。 The circuit board provided by the technical solution and the manufacturing method thereof are further described below with reference to the accompanying drawings and embodiments.

請參閱圖1,本技術方案實施例提供之電路板製作方法包括步驟: Referring to FIG. 1 , a circuit board manufacturing method provided by an embodiment of the present technical solution includes the following steps:

第一步,請參閱圖2,提供一覆銅基板10,所述覆銅基板10包括基底層11及貼合於基底層11之銅箔層12。 In the first step, referring to FIG. 2, a copper clad substrate 10 is provided. The copper clad substrate 10 includes a base layer 11 and a copper foil layer 12 adhered to the base layer 11.

本實施例中,所述覆銅基板10為單層銅箔基板,即,其僅包括一層銅箔層12。所述基底層11之材料可為硬性材料,如環氧樹脂、玻纖布等,亦可為柔性材料,如聚醯亞胺(Polyimide,PI)、聚乙烯對苯二甲酸乙二醇酯(Polyethylene Terephthalate,PET)、聚四氟乙烯 (Teflon)、聚硫胺(Polyamide)、聚甲基丙烯酸甲酯(Polymethylmethacrylate)、聚碳酸酯(Polycarbonate)或聚醯亞胺-聚乙烯-對苯二甲酯共聚物(Polyamide polyethylene-terephthalate copolymer)等。所述銅箔層12可為壓延銅箔,亦可為電解銅箔。在本實施例中,基底層11之材料為聚醯亞胺,銅箔層12為壓延銅箔。 In this embodiment, the copper clad substrate 10 is a single-layer copper foil substrate, that is, it only includes a copper foil layer 12. The material of the base layer 11 may be a hard material such as an epoxy resin, a fiberglass cloth, or the like, or a flexible material such as Polyimide (PI) or polyethylene terephthalate ( Polyethylene Terephthalate, PET), PTFE (Teflon), Polyamide, Polymethylmethacrylate, Polycarbonate or Polyamide polyethylene-terephthalate copolymer Wait. The copper foil layer 12 may be a rolled copper foil or an electrolytic copper foil. In the present embodiment, the material of the base layer 11 is polyimide, and the copper foil layer 12 is a rolled copper foil.

第二步,請參閱圖3與圖4,將所述銅箔層12製成線路圖形120。將銅箔層12製成線路圖形120之方法可為化學蝕刻,亦可為雷射燒蝕。當採用化學蝕刻方法製作線路圖形120時,可先藉由圖像轉移工藝保護銅箔層12中不需要被蝕刻之部分,從而在化學蝕刻銅箔層12後即可獲得由留下之部分構成之線路圖形120。 In the second step, referring to FIG. 3 and FIG. 4, the copper foil layer 12 is formed into a wiring pattern 120. The method of forming the copper foil layer 12 into the wiring pattern 120 may be chemical etching or laser ablation. When the wiring pattern 120 is formed by a chemical etching method, the portion of the copper foil layer 12 that is not to be etched may be first protected by an image transfer process, so that the chemically etched copper foil layer 12 can be obtained by the remaining portion. The line graphic 120.

在本實施例中,線路圖形120包括彼此間隔且基本平行之第一線路121、第二線路122、第三線路123、第四線路124以及第五線路125。所述第一線路121位於第三線路123與第五線路125之間,所述第五線路125位於第一線路121與第二線路122之間,所述第二線路位於第五線路125與第四線路124之間。亦即,第三線路123、第一線路121、第五線路125、第二線路122及第四線路124依次排列。 In the present embodiment, the line pattern 120 includes a first line 121, a second line 122, a third line 123, a fourth line 124, and a fifth line 125 that are spaced apart from each other and are substantially parallel. The first line 121 is located between the third line 123 and the fifth line 125, the fifth line 125 is located between the first line 121 and the second line 122, and the second line is located at the fifth line 125 and the second line Between four lines 124. That is, the third line 123, the first line 121, the fifth line 125, the second line 122, and the fourth line 124 are sequentially arranged.

所述第一線路121包括第一連接盤1210及連接在第一連接盤1210至少一側之第一導線1211,所述第一連接盤1210用於與其他元件電連接,所述第一導線1211用於傳輸電訊號。所述第二線路122包括第二連接盤1220及連接在第 二連接盤1220至少一側之第二導線1221,所述第二連接盤1220用於與其他元件電連接,所述第二導線1221用於傳輸電訊號。所述第三線路123包括第三連接盤1230及連接在第三連接盤1230至少一側之第三導線1231,所述第三連接盤1230用於與其他元件電連接,所述第三導線1231用於傳輸電訊號。所述第四線路124包括第四連接盤1240及連接在第四連接盤1240至少一側之第四導線1241,所述第四連接盤1240用於與其他元件電連接,所述第四導線1241用於傳輸電訊號。在本實施例中,第一導線1211連接在第一連接盤1210之相對兩側,且第一連接盤1210之直徑大於第一導線1211之線寬。第二導線1221連接在第二連接盤1220之相對兩側,且第二連接盤1220之直徑大於第二線路122之線寬。第三導線1231連接在第三連接盤1230之相對兩側,且第三連接盤1230之直徑大於第三導線1231之線寬。第四導線1241亦連接在第四連接盤1240之相對兩側,且第四連接盤1240之直徑大於第四導線1241之線寬。並且,所述第一連接盤1210與第二連接盤1220相對應,第三連接盤1230與第四連接盤1240相對應。 The first line 121 includes a first lands 1210 and a first wire 1211 connected to at least one side of the first lands 1210. The first lands 1210 are for electrically connecting with other components, the first wire 1211 Used to transmit electrical signals. The second line 122 includes a second lands 1220 and is connected to the The second wire 1221 is connected to at least one side of the second disk 1220. The second wire 1220 is for electrically connecting with other components, and the second wire 1221 is for transmitting electrical signals. The third line 123 includes a third lands 1230 and a third wire 1231 connected to at least one side of the third lands 1230. The third lands 1230 are for electrically connecting with other components. The third wire 1231 Used to transmit electrical signals. The fourth line 124 includes a fourth lands 1240 and a fourth wire 1241 connected to at least one side of the fourth lands 1240. The fourth lands 1240 are for electrically connecting with other components. The fourth wire 1241 Used to transmit electrical signals. In this embodiment, the first wires 1211 are connected to opposite sides of the first lands 1210, and the diameter of the first lands 1210 is larger than the line width of the first wires 1211. The second wires 1221 are connected to opposite sides of the second lands 1220, and the diameter of the second lands 1220 is greater than the line width of the second line 122. The third wire 1231 is connected to opposite sides of the third land 1230, and the diameter of the third land 1230 is larger than the line width of the third wire 1231. The fourth wire 1241 is also connected to opposite sides of the fourth lands 1240, and the diameter of the fourth lands 1240 is greater than the line width of the fourth wire 1241. Also, the first lands 1210 correspond to the second lands 1220, and the third lands 1230 correspond to the fourth lands 1240.

在本實施例中,圖3中僅繪示出五條線路之一部分作為示意。當然,本領域技術人員可以理解,實際生產之電路板中,線路圖形120可包括五條以上線路,並且,五條以上線路之形狀及分佈可根據實際需要設計。 In the present embodiment, only one of the five lines is illustrated in FIG. 3 as an illustration. Of course, those skilled in the art can understand that in the actually produced circuit board, the circuit pattern 120 can include more than five lines, and the shape and distribution of the five or more lines can be designed according to actual needs.

第三步,請一併參閱圖4至6,在線路圖形120上形成覆蓋層13。所述覆蓋層13可藉由壓膜之方式形成,亦可藉由 塗覆之方式形成。 In the third step, referring to FIGS. 4 to 6, a cover layer 13 is formed on the line pattern 120. The cover layer 13 can be formed by laminating, or by Formed by coating.

所述覆蓋層13具有第一通孔131、第二通孔132、第三通孔133以及第四通孔134,所述第一連接盤1210全部或部分暴露於第一通孔131,所述第二連接盤1220全部或部分暴露於第二通孔132,所述第三連接盤1230全部或部分暴露於第三通孔133,所述第四連接盤1240全部或部分暴露於第四通孔134。在本實施例中,中央部分之第一連接盤1210暴露於第一通孔131,中央部分之第二連接盤1220暴露於第二通孔132,中央部分之第三連接盤1230暴露於第三通孔133,中央部分之第四連接盤1240暴露於第四通孔134。第一通孔131、第二通孔132、第三通孔133以及第四通孔134之孔徑分別小於第一連接盤1210、第二連接盤1220、第三連接盤1230與第四連接盤1240之直徑。亦即,除了中央部分之第一連接盤1210、中央部分之第二連接盤1220、中央部分之第三連接盤1230及中央部分之第四連接盤1240之外,覆蓋層13覆蓋了其餘之線路圖形120之表面以及基底層11貼合有銅箔層12這一側之表面中從線路圖形120中暴露出之部分。 The cover layer 13 has a first through hole 131, a second through hole 132, a third through hole 133, and a fourth through hole 134, and the first lands 1210 are all or partially exposed to the first through hole 131, The second lands 1220 are all or partially exposed to the second through holes 132, and the third lands 1230 are all or partially exposed to the third through holes 133, and the fourth lands 1240 are all or partially exposed to the fourth through holes. 134. In this embodiment, the first lands 1210 of the central portion are exposed to the first through holes 131, the second lands 1220 of the central portion are exposed to the second through holes 132, and the third lands 1230 of the central portion are exposed to the third The through hole 133, the fourth land of the central portion 1240 is exposed to the fourth through hole 134. The apertures of the first through hole 131, the second through hole 132, the third through hole 133, and the fourth through hole 134 are smaller than the first lands 1210, the second lands 1220, the third lands 1230, and the fourth lands 1240, respectively. The diameter. That is, the cover layer 13 covers the remaining lines except for the first lands 1210 of the central portion, the second lands 1220 of the central portion, the third lands 1230 of the central portion, and the fourth lands 1240 of the central portion. The surface of the pattern 120 and the portion of the surface of the base layer 11 to which the side of the copper foil layer 12 is exposed are exposed from the wiring pattern 120.

第四步,請參閱圖7與圖8,在所述覆蓋層13上印刷導電膏,以使導電膏形成連接結構14,以與線路圖形120電連接。 In the fourth step, referring to FIG. 7 and FIG. 8, the conductive paste is printed on the cover layer 13 so that the conductive paste forms the connection structure 14 to be electrically connected to the wiring pattern 120.

所述導電膏可為銅導電膏、銀導電膏或者其他具有低電阻率之膏狀導電材料,一般包括樹脂、固化劑以及混合於樹脂中之導電粉末。由於導電膏較為黏稠,具有一定流動性,因此可藉由網版印刷將導電膏印刷在預定位置 ,從而藉由固化導電膏即可形成固態之導電材料。在本實施例中,在所述覆蓋層13上印刷導電膏時,導電膏充分填充在第一通孔131、第二通孔132、第三通孔133以及第四通孔134中,並印刷在覆蓋層13表面之第一通孔131與第二通孔132之間,還印刷在覆蓋層13表面之第三通孔133與第四通孔134之間。亦即,本實施例中,連接結構14包括填充於第一通孔131中之第一導電柱141,填充於第二通孔132中之第二導電柱142,填充於第三通孔133中之第三導電柱146,填充於第四通孔134中之第四導電柱144,在覆蓋層13表面並連接第一導電柱141與第二導電柱142之第一連接線路145,以及在覆蓋層13表面並連接第三導電柱146與第四導電柱144之第二連接線路143。所述第一連接線路145與第二連接線路143基本平行,第一連接線路145與第一線路121基本垂直。如此,則第一線路121藉由第一導電柱141、第一連接線路145與第二導電柱142與第二線路122電連接,第三線路123藉由第三導電柱146、第二連接線路143與第四導電柱144與第四線路124電連接。 The conductive paste may be a copper conductive paste, a silver conductive paste or other paste conductive material having a low electrical resistivity, and generally includes a resin, a curing agent, and a conductive powder mixed in the resin. Since the conductive paste is relatively viscous and has a certain fluidity, the conductive paste can be printed at a predetermined position by screen printing. Thus, a solid conductive material can be formed by curing the conductive paste. In the embodiment, when the conductive paste is printed on the cover layer 13, the conductive paste is sufficiently filled in the first through hole 131, the second through hole 132, the third through hole 133, and the fourth through hole 134, and is printed. Between the first through hole 131 and the second through hole 132 on the surface of the cover layer 13, between the third through hole 133 and the fourth through hole 134 on the surface of the cover layer 13 is also printed. That is, in the present embodiment, the connection structure 14 includes a first conductive pillar 141 filled in the first through hole 131, and a second conductive pillar 142 filled in the second through hole 132 is filled in the third through hole 133. a third conductive pillar 146, a fourth conductive pillar 144 filled in the fourth through hole 134, a first connection line 145 on the surface of the cover layer 13 and connecting the first conductive pillar 141 and the second conductive pillar 142, and covered The surface of the layer 13 is connected to the third connecting line 143 of the third conductive pillar 146 and the fourth conductive pillar 144. The first connection line 145 is substantially parallel to the second connection line 143, and the first connection line 145 is substantially perpendicular to the first line 121. In this manner, the first line 121 is electrically connected to the second line 122 by the first conductive pillar 141, the first connecting line 145 and the second conductive pillar 142, and the third line 123 is connected by the third conductive pillar 146 and the second connecting line. The 143 and the fourth conductive pillar 144 are electrically connected to the fourth line 124.

在本實施例中,為確保第一導電柱141與第二導電柱142之連接可靠性,第一導電柱141暴露出覆蓋層13之表面全部被第一連接線路145覆蓋,第二導電柱142暴露出覆蓋層13之表面亦全部被第一連接線路145覆蓋。亦即,第一導電柱141與第二導電柱142之間距、第一導電柱141之直徑以及第二導電柱142之直徑之加和小於或等於第一連接線路145之長度。為確保第三導電柱146與第四導電柱 144之連接可靠性,第三導電柱146暴露出覆蓋層13之表面全部被第二連接線路143覆蓋,第四導電柱144暴露出覆蓋層13之表面亦全部被第二連接線路143覆蓋。亦即,第二連接線路143之長度大於或等於第三導電柱146與第四導電柱144之間距。第三導電柱146與第四導電柱144之間距、第三導電柱146之直徑以及第四導電柱144之直徑之加和小於或等於第二連接線路143之長度。 In this embodiment, in order to ensure the connection reliability of the first conductive pillar 141 and the second conductive pillar 142, the surface of the first conductive pillar 141 exposing the cover layer 13 is completely covered by the first connecting line 145, and the second conductive pillar 142 The surface exposing the cover layer 13 is also completely covered by the first connection line 145. That is, the sum of the distance between the first conductive pillar 141 and the second conductive pillar 142, the diameter of the first conductive pillar 141, and the diameter of the second conductive pillar 142 is less than or equal to the length of the first connecting line 145. To ensure the third conductive pillar 146 and the fourth conductive pillar The connection reliability of 144, the surface of the third conductive pillar 146 exposing the cover layer 13 is all covered by the second connection line 143, and the surface of the fourth conductive pillar 144 exposing the cover layer 13 is also completely covered by the second connection line 143. That is, the length of the second connection line 143 is greater than or equal to the distance between the third conductive pillar 146 and the fourth conductive pillar 144. The sum of the distance between the third conductive pillar 146 and the fourth conductive pillar 144, the diameter of the third conductive pillar 146, and the diameter of the fourth conductive pillar 144 is less than or equal to the length of the second connecting line 143.

第五步,請參閱圖9,在第一連接線路145之表面以及第二連接線路143之表面形成保護層15,以保護第一連接線路145與第二連接線路143,如此可獲得電路板100。所述保護層15之材料可為環氧樹脂、PI、PET、Teflon、等。本實施例中,保護層15為絕緣油墨,藉由印刷形成在第一連接線路145與第二連接線路143之表面。所述保護層15充分包覆第一連接線路145與第二連接線路143,亦即,第一連接線路145與第二連接線路143均不暴露於外界。 In the fifth step, referring to FIG. 9, a protective layer 15 is formed on the surface of the first connection line 145 and the surface of the second connection line 143 to protect the first connection line 145 and the second connection line 143, so that the circuit board 100 can be obtained. . The material of the protective layer 15 may be epoxy resin, PI, PET, Teflon, or the like. In this embodiment, the protective layer 15 is an insulating ink formed on the surface of the first connection line 145 and the second connection line 143 by printing. The protective layer 15 sufficiently covers the first connecting line 145 and the second connecting line 143, that is, neither the first connecting line 145 nor the second connecting line 143 are exposed to the outside.

請一併參閱圖1至圖9,藉由以上步驟製得之電路板100包括基底層11、形成於基底層11表面之線路圖形120、覆蓋線路圖形120之覆蓋層13、由導電膏形成之連接結構14以及包覆連接結構14之保護層15。所述線路圖形120包括彼此間隔之第一線路121、第二線路122、第三線路123、第四線路124以及第五線路125。所述第一線路121具有用於與其他元件電連接之第一連接盤1210,所述第二線路122具有第二連接盤1220,第二連接盤1220亦用於與其他元件電連接,所述第三線路123具有用於與其他元件 電連接之第三連接盤1230,所述第四線路124具有用於與其他元件電連接之第四連接盤1240。所述覆蓋層13具有與第一連接盤1210相對應之第一通孔131、與第二連接盤1220相對應之第二通孔132、與第三連接盤1230相對應之第三通孔133以及與第四連接盤1240相對應之第四通孔134。所述連接結構14包括填充於第一通孔131中之第一導電柱141,填充於第二通孔132中之第二導電柱142,填充於第三通孔133中之第三導電柱146,填充於第四通孔134中之第四導電柱144,在覆蓋層13表面並連接第一導電柱141與第二導電柱142之第一連接線路145,以及在覆蓋層13表面並連接第三導電柱146與第四導電柱144之第二連接線路143。從而使得第一線路121藉由第一導電柱141、第一連接線路145與第二導電柱142與第二線路122電連接,並使得第三線路123藉由第三導電柱146、第二連接線路143與第四導電柱144與第四線路124電連接。所述保護層15包覆在第一連接線路145與第二連接線路143之表面,用於保護第一連接線路145與第二連接線路143,避免其氧化而影響第一線路121與第二線路122之連接狀態,以及第三線路123與第四線路124之連接狀態。 Referring to FIG. 1 to FIG. 9 together, the circuit board 100 obtained by the above steps comprises a base layer 11, a circuit pattern 120 formed on the surface of the base layer 11, a cover layer 13 covering the circuit pattern 120, and a conductive paste. The connection structure 14 and the protective layer 15 covering the connection structure 14. The line pattern 120 includes a first line 121, a second line 122, a third line 123, a fourth line 124, and a fifth line 125 that are spaced apart from each other. The first line 121 has a first lands 1210 for electrical connection with other components, the second line 122 has a second lands 1220, and the second lands 1220 are also used for electrical connection with other components. The third line 123 has been used for other components A third lands 1230 are electrically connected, the fourth line 124 having a fourth lands 1240 for electrical connection with other components. The cover layer 13 has a first through hole 131 corresponding to the first connecting plate 1210, a second through hole 132 corresponding to the second connecting plate 1220, and a third through hole 133 corresponding to the third connecting plate 1230. And a fourth through hole 134 corresponding to the fourth lands 1240. The connecting structure 14 includes a first conductive pillar 141 filled in the first through hole 131 , a second conductive pillar 142 filled in the second through hole 132 , and a third conductive pillar 146 filled in the third through hole 133 . a fourth conductive pillar 144 filled in the fourth through hole 134, on the surface of the cover layer 13 and connected to the first connecting line 145 of the first conductive pillar 141 and the second conductive pillar 142, and on the surface of the covering layer 13 and connected The third conductive pillar 146 is connected to the second connecting line 143 of the fourth conductive pillar 144. The first line 121 is electrically connected to the second line 122 by the first conductive pillar 141, the first connecting line 145 and the second conductive pillar 142, and the third line 123 is connected by the third conductive pillar 146 and the second connection. Line 143 and fourth conductive post 144 are electrically coupled to fourth line 124. The protective layer 15 is coated on the surfaces of the first connecting line 145 and the second connecting line 143 for protecting the first connecting line 145 and the second connecting line 143 from oxidation and affecting the first line 121 and the second line. The connection state of 122, and the connection state of the third line 123 and the fourth line 124.

當然,本領域技術人員可以理解,當線路圖形120中之線路具有其他形狀與分佈時,連接結構14可以根據實際需要而變化。當線路圖形120中有更多之線路需要連接時,連接結構14可包括六個及以上之導電柱與三條及以上之連接線路,並且,這些連接線路可相互平行、垂直或成 銳角,僅需這些連接線路之間不相互接觸即可。 Of course, those skilled in the art can understand that when the lines in the line pattern 120 have other shapes and distributions, the connection structure 14 can be changed according to actual needs. When more lines in the line pattern 120 need to be connected, the connection structure 14 may include six or more conductive columns and three or more connection lines, and the connection lines may be parallel, perpendicular or Sharp angles only need to be in contact with each other.

本技術方案之電路板製作方法中,藉由在覆蓋層13開孔並填充導電膏之方式,形成連接結構14,從而使得線路圖形120之線路實現了交叉橫跨連接,如此,以簡單有效之方法製成厚度較小且性能較好之電路板100。具體地,一般而言,基底層11之厚度為25微米,銅箔層12之厚度為18微米,覆蓋層之厚度為60微米,第一連接線路145之厚度為18微米,保護層15之厚度為12微米,亦即,電路板100之最大厚度大概為133微米。電路板100具有輕薄之優點,可用在小型化之電子設備中。並且,當電路板100為軟板時,可以具有較好之撓折性能。 In the circuit board manufacturing method of the present invention, the connection structure 14 is formed by opening the hole in the cover layer 13 and filling the conductive paste, so that the line of the line pattern 120 realizes the cross-cross connection, so that it is simple and effective. The method produces a circuit board 100 having a small thickness and good performance. Specifically, in general, the thickness of the base layer 11 is 25 micrometers, the thickness of the copper foil layer 12 is 18 micrometers, the thickness of the cover layer is 60 micrometers, the thickness of the first connection line 145 is 18 micrometers, and the thickness of the protective layer 15 It is 12 microns, that is, the maximum thickness of the board 100 is approximately 133 microns. The circuit board 100 has the advantage of being thin and light, and can be used in a miniaturized electronic device. Moreover, when the circuit board 100 is a soft board, it can have better flexing performance.

綜上所述,本發明確已符合發明專利之要件,遂依法提出專利申請。惟,以上所述者僅為本發明之較佳實施方式,自不能以此限制本案之申請專利範圍。舉凡熟悉本案技藝之人士爰依本發明之精神所作之等效修飾或變化,皆應涵蓋於以下申請專利範圍內。 In summary, the present invention has indeed met the requirements of the invention patent, and has filed a patent application according to law. However, the above description is only a preferred embodiment of the present invention, and it is not possible to limit the scope of the patent application of the present invention. Equivalent modifications or variations made by persons skilled in the art in light of the spirit of the invention are intended to be included within the scope of the following claims.

10‧‧‧覆銅基板 10‧‧‧Copper-clad substrate

11‧‧‧基底層 11‧‧‧ basal layer

12‧‧‧銅箔層 12‧‧‧copper layer

120‧‧‧線路圖形 120‧‧‧Line graphics

121‧‧‧第一線路 121‧‧‧First line

122‧‧‧第二線路 122‧‧‧second line

123‧‧‧第三線路 123‧‧‧ third line

124‧‧‧第四線路 124‧‧‧fourth line

125‧‧‧第五線路 125‧‧‧ fifth line

1210‧‧‧第一連接盤 1210‧‧‧First connection disk

1211‧‧‧第一導線 1211‧‧‧First wire

1220‧‧‧第二連接盤 1220‧‧‧Second connection plate

1221‧‧‧第二導線 1221‧‧‧second wire

1230‧‧‧第三連接盤 1230‧‧‧ Third connection plate

1231‧‧‧第三導線 1231‧‧‧ Third wire

1240‧‧‧第四連接盤 1240‧‧‧4th connection plate

1241‧‧‧第四導線 1241‧‧‧fourth wire

13‧‧‧覆蓋層 13‧‧‧ Coverage

131‧‧‧第一通孔 131‧‧‧First through hole

132‧‧‧第二通孔 132‧‧‧Second through hole

133‧‧‧第三通孔 133‧‧‧ third through hole

134‧‧‧第四通孔 134‧‧‧fourth through hole

14‧‧‧連接結構 14‧‧‧ Connection structure

141‧‧‧第一導電柱 141‧‧‧First conductive column

142‧‧‧第二導電柱 142‧‧‧Second conductive column

146‧‧‧第三導電柱 146‧‧‧The third conductive column

144‧‧‧第四導電柱 144‧‧‧fourth conductive column

145‧‧‧第一連接線路 145‧‧‧First connection line

143‧‧‧第二連接線路 143‧‧‧Second connection line

15‧‧‧保護層 15‧‧‧Protective layer

100‧‧‧電路板 100‧‧‧ boards

圖1係本技術方案實施例提供之電路板製作方法之流程示意圖。 1 is a schematic flow chart of a method for fabricating a circuit board provided by an embodiment of the present technical solution.

圖2係本技術方案實施例提供之覆銅基板之剖視示意圖。 2 is a cross-sectional view of a copper clad substrate provided by an embodiment of the present technical solution.

圖3係將圖2之覆銅基板之銅箔層形成線路圖形之俯視示意圖。 3 is a schematic plan view showing a copper foil layer of the copper-clad substrate of FIG. 2 in a line pattern.

圖4係沿圖2之IV-IV線之剖視示意圖。 Figure 4 is a cross-sectional view taken along line IV-IV of Figure 2.

圖5係在圖3之線路圖形上形成覆蓋層之示意圖。 Figure 5 is a schematic view showing the formation of a cover layer on the line pattern of Figure 3.

圖6係沿圖5之VI-VI線之剖視示意圖。 Figure 6 is a cross-sectional view taken along line VI-VI of Figure 5.

圖7係在圖5之覆蓋層上形成連接結構之示意圖。 Figure 7 is a schematic view showing the formation of a joint structure on the cover layer of Figure 5.

圖8係沿圖7之VIII-VIII線之剖視示意圖。 Figure 8 is a cross-sectional view taken along line VIII-VIII of Figure 7.

圖9係在圖7之連接結構上形成保護層從而製成電路板之示意圖。 Figure 9 is a schematic view showing the formation of a protective layer on the connection structure of Figure 7 to form a circuit board.

100‧‧‧電路板 100‧‧‧ boards

11‧‧‧基底層 11‧‧‧ basal layer

13‧‧‧覆蓋層 13‧‧‧ Coverage

121‧‧‧第一線路 121‧‧‧First line

122‧‧‧第二線路 122‧‧‧second line

141‧‧‧第一導電柱 141‧‧‧First conductive column

142‧‧‧第二導電柱 142‧‧‧Second conductive column

145‧‧‧第一連接線路 145‧‧‧First connection line

15‧‧‧保護層 15‧‧‧Protective layer

Claims (6)

一種電路板製作方法,包括步驟:提供一覆銅基板,所述覆銅基板包括基底層及貼合於基底層之銅箔層;將所述銅箔層形成線路圖形,所述線路圖形包括依次排列的第三線路、第一線路、第二線路及第四線路,所述第一線路包括第一連接盤以及至少連接於第一連接盤一側之第一導線,所述第二線路包括第二連接盤以及至少連接於第二連接盤一側之第二導線,所述第三線路包括第三連接盤以及至少連接於第三連接盤一側之第三導線,所述第四線路包括第四連接盤以及至少連接於第四連接盤一側之第四導線,所述第一連接盤之直徑大於第一導線之線寬,所述第二連接盤之直徑大於第二導線之線寬,所述第三連接盤之直徑大於第三導線之線寬,所述第四連接盤之直徑大於第四導線之線寬;在線路圖形上形成覆蓋層,所述覆蓋層具有第一通孔、第二通孔、第三通孔及第四通孔,所述第一連接盤中央部分暴露於第一通孔中,所述第二連接盤中央部分暴露於第二通孔中,所述第三連接盤中央部分暴露於第三通孔中,所述第四連接盤中央部分暴露於第四通孔中;在所述覆蓋層上印刷導電膏,以使導電膏形成填充於第一通孔中之第一導電柱、填充於第二通孔中之第二導電柱、填充於第三通孔中之第三導電柱、填充於第四通孔中之第四導電柱、連接第一導電柱與第二導電柱之第一連接線路以及連接第三導電柱與第四導電柱之第二連接線路,所述 第一導電柱與第一連接盤的中央部分電接觸,所述第二導電柱與第二連接盤的中央部分電接觸,所述第三導電柱與第三連接盤的中央部分電接觸,所述第四導電柱與第四連接盤的中央部分電接觸,以使第一線路藉由第一導電柱、第一連接線路與第二導電柱與第二線路電連接以及以使第三線路藉由第三導電柱、第二連接線路與第四導電柱與第四線路電連接;其中,所述第一連接線路與所述第二連接線路平行;以及在所述第一連接線路及第二連接線路表面形成保護層,以保護第一連接線路及第二連接線路。 A circuit board manufacturing method includes the steps of: providing a copper-clad substrate, the copper-clad substrate comprising a base layer and a copper foil layer adhered to the base layer; forming the copper foil layer into a circuit pattern, wherein the circuit pattern comprises Arranging a third line, a first line, a second line, and a fourth line, the first line comprising a first lands and a first wire connected to at least one side of the first lands, the second line comprising a second connecting wire and a second wire connected to at least one side of the second connecting plate, the third line comprising a third connecting plate and a third wire connected to at least one side of the third connecting plate, the fourth line comprising a fourth connecting plate and a fourth wire connected to at least one side of the fourth connecting plate, wherein the diameter of the first connecting plate is larger than the line width of the first wire, and the diameter of the second connecting plate is larger than the line width of the second wire; The diameter of the third lands is greater than the line width of the third wire, the diameter of the fourth lands is greater than the line width of the fourth wire; a cover layer is formed on the line pattern, the cover layer has a first through hole, Second through hole, a third through hole and a fourth through hole, wherein a central portion of the first lands is exposed in the first through hole, a central portion of the second lands is exposed in the second through hole, and a central portion of the third lands is exposed In the third through hole, the central portion of the fourth lands is exposed in the fourth through hole; and the conductive paste is printed on the cover layer to form the conductive paste to form the first conductive pillar filled in the first through hole a second conductive pillar filled in the second through hole, a third conductive pillar filled in the third through hole, a fourth conductive pillar filled in the fourth through hole, and the first conductive pillar and the second conductive pillar a first connecting line and a second connecting line connecting the third conductive post and the fourth conductive post, The first conductive post is in electrical contact with a central portion of the first lands, the second conductive post is in electrical contact with a central portion of the second lands, and the third conductive post is in electrical contact with a central portion of the third lands. The fourth conductive post is in electrical contact with the central portion of the fourth land such that the first line is electrically connected to the second line by the first conductive post, the first connecting line and the second conductive post, and the third line is borrowed Electrically connecting from the third conductive post, the second connecting line and the fourth conductive post to the fourth line; wherein the first connecting line is parallel to the second connecting line; and in the first connecting line and the second A protective layer is formed on the surface of the connection line to protect the first connection line and the second connection line. 如申請專利範圍第1項所述之電路板製作方法,其中,所述線路圖形還包括位於第一線路與第二線路之間之第五線路,第一線路、第二線路及第五線路相互平行,所述第一連接線路與第一線路垂直。 The circuit board manufacturing method according to claim 1, wherein the circuit pattern further includes a fifth line between the first line and the second line, and the first line, the second line, and the fifth line are mutually Parallel, the first connection line is perpendicular to the first line. 如申請專利範圍第1項所述之電路板製作方法,其中,所述第一導電柱與第二導電柱之間距、所述第一導電柱之直徑以及所述第二導電柱之直徑之加和小於或等於所述第一連接線路之長度。 The method for fabricating a circuit board according to claim 1, wherein a distance between the first conductive pillar and the second conductive pillar, a diameter of the first conductive pillar, and a diameter of the second conductive pillar are added. And less than or equal to the length of the first connection line. 一種電路板,包括:基底層;線路圖形,所述線路圖形形成於基底層表面,所述線路圖形包括依次排列的第三線路、第一線路、第二線路及第四線路,所述第一線路包括第一連接盤以及至少連接於第一連接盤一側之第一導線,所述第二線路包括第二連接盤以及至少連接於第二連接盤一側之第二導線,所述第三線路包括第三連接盤以及至少連接於第三連接盤一側之第三導 線,所述第四線路包括第四連接盤以及至少連接於第四連接盤一側之第四導線,所述第一連接盤之直徑大於第一導線之線寬,所述第二連接盤之直徑大於第二導線之線寬,所述第三連接盤之直徑大於第三導線之線寬,所述第四連接盤之直徑大於第四導線之線寬;覆蓋層,所述覆蓋層覆蓋線路圖形,所述覆蓋層具有第一通孔、第二通孔、第三通孔及第四通孔,所述第一連接盤中央部分暴露於第一通孔中,所述第二連接盤中央部分暴露於第二通孔中,所述第三連接盤中央部分暴露於第三通孔中,所述第四連接盤中央部分暴露於第四通孔中;連接結構,所述連接結構由導電膏形成,且包括填充於第一通孔中之第一導電柱、填充於第二通孔中之第二導電柱、填充於第三通孔中之第三導電柱、填充於第四通孔中之第四導電柱、連接第一導電柱與第二導電柱之第一連接線路以及連接第三導電柱與第四導電柱之第二連接線路,所述第一連接線路與所述第二連接線路平行,所述第一導電柱與第一連接盤的中央部分電接觸,所述第二導電柱與第二連接盤的中央部分電接觸,所述第三導電柱與第三連接盤的中央部分電接觸,所述第四導電柱與第四連接盤的中央部分電接觸,從而使得第一線路與第二線路電連接,以及第三線路與第四線路電連接;保護層,所述保護層包覆所述第一連接線路及第二連接線路,用於保護第一連接線路及第二連接線路。 A circuit board comprising: a base layer; a line pattern formed on a surface of the base layer, the line pattern comprising a third line, a first line, a second line, and a fourth line arranged in sequence, the first The circuit includes a first lands and a first wire connected to at least one side of the first lands, the second line includes a second lands and a second wire connected to at least one side of the second lands, the third The line includes a third lands and a third guide connected to at least one side of the third lands a fourth line comprising a fourth connecting plate and a fourth wire connected to at least one side of the fourth connecting plate, wherein the diameter of the first connecting plate is larger than a line width of the first connecting wire, and the second connecting plate The diameter of the third connecting plate is larger than the line width of the third wire, the diameter of the fourth connecting plate is larger than the line width of the fourth wire; the cover layer, the cover layer covers the line Graphically, the cover layer has a first through hole, a second through hole, a third through hole and a fourth through hole, wherein a central portion of the first lands is exposed in the first through hole, and a center of the second lands Partially exposed in the second through hole, the central portion of the third lands is exposed in the third through hole, the central portion of the fourth lands is exposed in the fourth through hole; and the connecting structure is electrically conductive The paste is formed, and includes a first conductive pillar filled in the first through hole, a second conductive pillar filled in the second through hole, a third conductive pillar filled in the third through hole, and filled in the fourth through hole a fourth conductive column, connecting the first conductive column and the second conductive column a connection line and a second connection line connecting the third conductive column and the fourth conductive column, the first connection line is parallel to the second connection line, and the first conductive column and the central portion of the first connection plate are electrically Contacting, the second conductive post is in electrical contact with a central portion of the second lands, the third conductive post is in electrical contact with a central portion of the third lands, the central portion of the fourth conductive post and the fourth lands Electrically contacting, such that the first line is electrically connected to the second line, and the third line is electrically connected to the fourth line; and the protective layer covers the first connecting line and the second connecting line for protection The first connection line and the second connection line. 如申請專利範圍第4項所述之電路板,其中,所述線路圖形還包括位於第一線路與第二線路之間之第五線路,第一線路、第二線路及第五線路相互平行,所述第一連接線路 與第一線路垂直。 The circuit board of claim 4, wherein the circuit pattern further comprises a fifth line between the first line and the second line, the first line, the second line and the fifth line being parallel to each other, The first connection line Vertical to the first line. 如申請專利範圍第4項所述之電路板,其中,所述第一導電柱與第二導電柱之間距、所述第一導電柱之直徑以及所述第二導電柱之直徑之加和小於或等於所述第一連接線路之長度。 The circuit board of claim 4, wherein a distance between the first conductive pillar and the second conductive pillar, a diameter of the first conductive pillar, and a diameter of the second conductive pillar are less than Or equal to the length of the first connection line.
TW99122438A 2010-07-08 2010-07-08 Printed circuit board and method for manufacturing the same TWI391053B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW99122438A TWI391053B (en) 2010-07-08 2010-07-08 Printed circuit board and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW99122438A TWI391053B (en) 2010-07-08 2010-07-08 Printed circuit board and method for manufacturing the same

Publications (2)

Publication Number Publication Date
TW201204199A TW201204199A (en) 2012-01-16
TWI391053B true TWI391053B (en) 2013-03-21

Family

ID=46756525

Family Applications (1)

Application Number Title Priority Date Filing Date
TW99122438A TWI391053B (en) 2010-07-08 2010-07-08 Printed circuit board and method for manufacturing the same

Country Status (1)

Country Link
TW (1) TWI391053B (en)

Also Published As

Publication number Publication date
TW201204199A (en) 2012-01-16

Similar Documents

Publication Publication Date Title
EP2954760B1 (en) Fusion bonded liquid crystal polymer circuit structure
US9538642B2 (en) Wiring board and method for manufacturing the same
US9402307B2 (en) Rigid-flexible substrate and method for manufacturing the same
US9320137B2 (en) Printed circuit board and method for manufacturing the same
US10159154B2 (en) Fusion bonded liquid crystal polymer circuit structure
KR20090130727A (en) Printed circuit board with electronic components embedded therein and method for fabricating the same
US10506722B2 (en) Fusion bonded liquid crystal polymer electrical circuit structure
TWI484875B (en) Circuit board and method for manufacturing same
US20130118009A1 (en) Method for manufacturing printed circuit board
JP4963981B2 (en) Flexible printed wiring board
JP2019040901A (en) Circuit board
TWI678136B (en) Circuit board and method for manufacturing the same
TWI806865B (en) Printed circuit board
CN104472024A (en) Device and method for printed circuit board with embedded cable
CN102316681B (en) Circuit board and manufacturing method thereof
US20070227763A1 (en) Coreless thin substrate with embedded circuits in dielectric layers and method for manufacturing the same
US20050230711A1 (en) [circuit connecting structure and fabricating method thereof]
JP5075568B2 (en) Shielded circuit wiring board and method for manufacturing the same
US20070269159A1 (en) Flexible Printed Circuits Capable of Transmitting Electrical and Optical Signals
TWI391053B (en) Printed circuit board and method for manufacturing the same
US9204561B2 (en) Method of manufacturing a structure of via hole of electrical circuit board
TWI439201B (en) Electronic apparatus
US20130153275A1 (en) Printed circuit board and method for manufacturing the same
KR100729939B1 (en) Method for manufacturing multi-layered pcb
EP3076772A2 (en) Fusion bonded liquid crystal polymer electrical circuit structure