TWI367430B - Circuit-design-modifying method executable in computer system - Google Patents
Circuit-design-modifying method executable in computer systemInfo
- Publication number
- TWI367430B TWI367430B TW097108153A TW97108153A TWI367430B TW I367430 B TWI367430 B TW I367430B TW 097108153 A TW097108153 A TW 097108153A TW 97108153 A TW97108153 A TW 97108153A TW I367430 B TWI367430 B TW I367430B
- Authority
- TW
- Taiwan
- Prior art keywords
- design
- circuit
- computer system
- modifying method
- method executable
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2111/00—Details relating to CAD techniques
- G06F2111/06—Multi-objective optimisation, e.g. Pareto optimisation using simulated annealing [SA], ant colony algorithms or genetic algorithms [GA]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US89388907P | 2007-03-09 | 2007-03-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200837591A TW200837591A (en) | 2008-09-16 |
TWI367430B true TWI367430B (en) | 2012-07-01 |
Family
ID=39742929
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW097108153A TWI367430B (en) | 2007-03-09 | 2008-03-07 | Circuit-design-modifying method executable in computer system |
Country Status (3)
Country | Link |
---|---|
US (1) | US7992123B2 (zh) |
CN (1) | CN101246516B (zh) |
TW (1) | TWI367430B (zh) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5229834B2 (ja) * | 2008-09-30 | 2013-07-03 | 株式会社アドバンテスト | 回路設計方法、回路設計システム及び記録媒体 |
JP4831375B2 (ja) * | 2009-06-26 | 2011-12-07 | 日本電気株式会社 | 検証装置、検証方法、及びプログラム |
US8122400B2 (en) * | 2009-07-02 | 2012-02-21 | International Business Machines Corporation | Logic difference synthesis |
KR20120117774A (ko) * | 2009-11-16 | 2012-10-24 | 프로엑터 슈츠레츠스베르발퉁스 게엠베하 | 반탄화 및 파쇄에 의하여 고체 또는 페이스트형 에너지 원료로부터 미립 연료를 생성하는 장치 및 방법 |
US8271920B2 (en) * | 2010-08-25 | 2012-09-18 | International Business Machines Corporation | Converged large block and structured synthesis for high performance microprocessor designs |
US8266566B2 (en) * | 2010-09-10 | 2012-09-11 | International Business Machines Corporation | Stability-dependent spare cell insertion |
US8316335B2 (en) * | 2010-12-09 | 2012-11-20 | International Business Machines Corporation | Multistage, hybrid synthesis processing facilitating integrated circuit layout |
CN102033772A (zh) * | 2010-12-28 | 2011-04-27 | 复旦大学 | 用于fpga映射的电路改写指令系统 |
US8924896B2 (en) * | 2013-01-31 | 2014-12-30 | Globalfoundries Inc. | Automated design layout pattern correction based on context-aware patterns |
US8966418B2 (en) * | 2013-03-15 | 2015-02-24 | Globalfoundries Inc. | Priority based layout versus schematic (LVS) |
US10460060B2 (en) * | 2017-11-27 | 2019-10-29 | Mellanox Technologies, Ltd. | Checking equivalence between changes made in a circuit definition language and changes in post-synthesis nets |
US10599802B2 (en) | 2018-06-18 | 2020-03-24 | Mellanox Technologies, Ltd. | Methods for automatic engineering change order (ECO) bug fixing in integrated circuit design |
CN112100972B (zh) * | 2019-05-31 | 2024-02-13 | 创意电子股份有限公司 | 电路校正系统与增加扫描测试涵盖率的方法 |
CN113822007A (zh) * | 2021-11-22 | 2021-12-21 | 北京芯愿景软件技术股份有限公司 | 电路生成方法、装置、设备及介质 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6484292B1 (en) | 2000-02-07 | 2002-11-19 | Xilinx, Inc. | Incremental logic synthesis system for revisions of logic circuit designs |
JP2002259477A (ja) | 2001-03-06 | 2002-09-13 | Mitsubishi Electric Corp | 半導体回路設計変更方法 |
US6530073B2 (en) * | 2001-04-30 | 2003-03-04 | Lsi Logic Corporation | RTL annotation tool for layout induced netlist changes |
JP4147842B2 (ja) * | 2002-07-04 | 2008-09-10 | 日本電気株式会社 | 論理検証システム及び方法、論理コーン抽出装置及び方法、論理検証及び論理コーン抽出プログラム |
-
2008
- 2008-03-07 CN CN2008100834775A patent/CN101246516B/zh active Active
- 2008-03-07 TW TW097108153A patent/TWI367430B/zh active
- 2008-03-10 US US12/045,196 patent/US7992123B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN101246516B (zh) | 2010-06-02 |
US7992123B2 (en) | 2011-08-02 |
CN101246516A (zh) | 2008-08-20 |
US20080222595A1 (en) | 2008-09-11 |
TW200837591A (en) | 2008-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI367430B (en) | Circuit-design-modifying method executable in computer system | |
HK1231579A1 (zh) | 計算機系統 | |
IL208496A0 (en) | Bioretention system and method | |
EP2235620A4 (en) | SYSTEM AND METHOD FOR PRODUCING METADATA | |
HK1154969A1 (en) | Method and system for distributed raid implementation | |
EP2227293A4 (en) | MAGNARETRECTOR SYSTEM AND METHOD | |
EP2195746A4 (en) | SYSTEM AND METHOD FOR COMMUNICATION BETWEEN PROCESSORS | |
GB201101113D0 (en) | Computer controlled object locating system | |
GB0717275D0 (en) | System for communicating and method | |
EP2373558A4 (en) | METHOD AND SYSTEM FOR PROVIDING DOCK ASSISTANCE | |
GB0810413D0 (en) | Method and system | |
TWI370418B (en) | Computer system and controlling method thereof | |
GB201016816D0 (en) | Telemedicine system and method | |
IL232271A0 (en) | Memory is a system and a method | |
GB0612673D0 (en) | Computer system | |
GB0807676D0 (en) | Transaction system and method | |
TWI372566B (en) | Data processing method for use in embedded system | |
GB201012862D0 (en) | Statement-based computing system | |
GB0907287D0 (en) | Data processing system | |
EP2266902A4 (en) | COURSE GENERATION SYSTEM AND COURSE PRODUCTION METHOD | |
GB2445459B (en) | Presentation system and method | |
GB2456150B (en) | Location system and method | |
TWI366792B (en) | Booting method and computer system thereof | |
TWI370354B (en) | Computer system | |
TWI318091B (en) | Trace-adjusting system and method |