TWI327671B - Electrical connector and method thereof and electronic module - Google Patents

Electrical connector and method thereof and electronic module Download PDF

Info

Publication number
TWI327671B
TWI327671B TW95126033A TW95126033A TWI327671B TW I327671 B TWI327671 B TW I327671B TW 95126033 A TW95126033 A TW 95126033A TW 95126033 A TW95126033 A TW 95126033A TW I327671 B TWI327671 B TW I327671B
Authority
TW
Taiwan
Prior art keywords
electronic
sample
interval
section
connection
Prior art date
Application number
TW95126033A
Other languages
Chinese (zh)
Other versions
TW200719021A (en
Inventor
Hsin Kai Huang
Kuei Sheng Tseng
chu yu Liu
Original Assignee
Au Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/274,834 external-priority patent/US7267555B2/en
Application filed by Au Optronics Corp filed Critical Au Optronics Corp
Publication of TW200719021A publication Critical patent/TW200719021A/en
Application granted granted Critical
Publication of TWI327671B publication Critical patent/TWI327671B/en

Links

Landscapes

  • Structure Of Printed Boards (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Description

1.327671 九、發明說明: 【發明所屬之技術領域】 本發明係有關於一組介於兩電子元件間的電子連接 ', 器(connector) ’特別是有關於一組介於一個驅動1C以及 , 一個顯示面板的晝素區間的電子連接器。 【先前技術】 顯示面板通常包括有一個晝素區以及連接到晝素區 的複數條資料線DL與閘極線GL,例如液晶顯示(liquid ® crystal display,LCD)面板。如第1圖所示,這些資料線與 閘極線係被連接到複數個積體電路驅動器或驅動晶片 (driver 1C)如資料驅動晶片10或閘極驅動晶片20上。所 有驅動晶片皆包括有具有複數個電性導線墊(未顯示)的 一個焊接墊區(bond pad area) 210,以將複數條電子導線 (electrical conductor)連接到在晝素區的連接器區220上, 如第2圖所不。由於在晶片端相鄰導線間的間隔SI係运 小於在晝素區端相鄰導線間的間隔SP,一個展開(fan-out, φ FS)樣本(pattern)係用來使導線從晶片端展開到晝素區。此 展開樣本中,樣本邊界的導線總是遠比中間部分的導線 長。舉例來說,導線A係短於導線B,導線B係短於導 線C,以此類推。如果導線是由相同的材質所構成且具有 . 相同的厚度及寬度,則較長導線的電阻值會大於較短導線 的電阻值。 ' 如第3圖所示,為了減少一個展開樣本的導線間的電 阻值差異,不同的鑛齒形路徑(zigzag path)樣本被用在中 間部分的導線上。特別地,Na等(美國專利第6, 104, 4651.327671 IX. Description of the Invention: [Technical Field of the Invention] The present invention relates to a set of electronic connections between two electronic components, 'the connector' is particularly related to a group of one drive 1C and one The electronic connector of the display panel's pixel section. [Prior Art] The display panel usually includes a pixel region and a plurality of data lines DL and gate lines GL connected to the pixel regions, such as a liquid crystal display (LCD) panel. As shown in Fig. 1, these data lines and gate lines are connected to a plurality of integrated circuit drivers or driver 1C such as data drive wafer 10 or gate drive wafer 20. All of the driver wafers include a bond pad area 210 having a plurality of electrical conductor pads (not shown) for connecting a plurality of electrical conductors to the connector region 220 in the pixel region. On, as shown in Figure 2. Since the spacing SI between adjacent wires at the wafer end is smaller than the spacing SP between adjacent wires at the end of the pixel region, a fan-out (φ FS) pattern is used to unwind the wire from the wafer end. To the Susie District. In this expanded sample, the wire at the sample boundary is always much longer than the wire in the middle portion. For example, wire A is shorter than wire B, wire B is shorter than wire C, and so on. If the wires are made of the same material and have the same thickness and width, the resistance of the longer wires will be greater than the resistance of the shorter wires. As shown in Figure 3, in order to reduce the difference in resistance between the wires of a developed sample, different zigzag path samples were used on the middle portion of the wire. In particular, Na et al. (US Patent No. 6, 104, 465)

Client's Docket No,:AU0503080 TT’s Docket No:0632-A50666-TW/Final/Jasonkung 5 連接器樣本’其具有-直線區域以及 同:Λ線區域以及彎曲區域中的導 ^ ^ ^^ ^ £成中的泠線可包括數種不同 4曲$狀例如波浪形狀以及脊狀線形狀。Client's Docket No,: AU0503080 TT's Docket No:0632-A50666-TW/Final/Jasonkung 5 Connector sample 'It has a - straight line area and the same: the Λ line area and the bend in the bend area ^ ^ ^ ^ ^ £ The rifling line may include several different ridges such as a wave shape and a ridge line shape.

Kim專(美國專利第$ iqi 本,其中每一條導後右一個ϋ1就)揭露了一個展開樣 JtR八- ’、、'〃有個乍導線部分連接到一個寬墓線 4刀。错由調整寬導線部分的長产, ’、 以減少導線間的電阻值差異。X 增加電阻值 樣本,美國專利第I Μ7,450幻揭露了一個展開 以ί -個I: I有一個窄導線部分、-個寬導線部分 間的中f H二於窄導線部分寬度與寬導線部分寬度之 門的中間免度的傾斜導線部分。 ι 口用改叇導線覓度或利用調整寬導後邱八f声类 開樣本的導線間的電阻值差異。= ===利用不同銘齒形路徑來降低其電阻值差異。如 ΐ产Γ:吉:個蘇齒形路徑以可允許-條導線的路徑 有見度(swath Wldth)。舉例來說,導線A因具 c而具有鑛齒寬度^,導線6具有銀齒 ^又B,導線C、D及E則分別具有鑛齒寬度|、1以 i寬^:^言…個㈣形路徑的轉長度會隨著銀 二= 。因此,為了降低導線間的電阻值差昱, 本中,中間導線的蘇齒形鑛齒寬度會大於兩 =線的鑛齒形錯齒寬度。如第3圖所示,Wa大於Wc,Kim specializes (US Patent No. $ iqi, each of which leads to the right one ϋ1) reveals an unfolding JtR eight- ’, '〃 has a 乍 wire part connected to a wide tomb line 4 knives. The error is to adjust the long-term production of the wide wire portion, to reduce the difference in resistance between the wires. X increases the resistance value sample, U.S. Patent No. I, 7,450 reveals an unfolding to ί - I: I has a narrow wire portion, - a wide wire portion between the middle f H two narrow wire portion width and a wide wire The portion of the width of the door that is free of the inclined portion of the wire. Use the 觅 port to change the wire width or use the adjustment width to guide the difference between the wires of the sample. = === Use different indentation paths to reduce the difference in resistance values. Such as ΐ Γ Γ: Kyrgyzstan: a suture-shaped path with allowable - wire path visibility (swath Wldth). For example, the wire A has a mineral tooth width ^ with a c, the wire 6 has a silver tooth and a B, and the wires C, D, and E respectively have a tooth width |, 1 with an i width ^: ^... (4) The length of the shape of the path will follow the silver two =. Therefore, in order to reduce the difference in resistance between the wires, the width of the S-toothed tooth of the intermediate wire is greater than the width of the tooth-shaped tooth of the two-line. As shown in Figure 3, Wa is greater than Wc,

Wc貝丨大於Wd以及We。因此,導線中的路徑長度差異可Wc Bellow is larger than Wd and We. Therefore, the path length difference in the wire can be

Client's Docket N〇.:AU0503080 TT s Docket N〇:〇632-A50666-TW/FinaVJasonkung 6 1327671 饭降低氧大致消除„恐昍由次、 器晝素區的導線數目漸增,在二個d f動晶片到顯示 展開樣本(如第3圖所示的樣本)的。段的 效降低導線間的電阻值差異。 形路仫可舵無法有 因此,需要提供一個 ㈣路徑長度的範S。叫展_本,明加一個鋸 【發明内容】Client's Docket N〇.: AU0503080 TT s Docket N〇: 〇 632-A50666-TW/FinaVJasonkung 6 1327671 The reduction of oxygen in the rice is roughly eliminated „ 昍 昍 、 、 、 、 、 、 、 、 、 、 、 、 、 、 To display the unfolded sample (such as the sample shown in Figure 3), the effect of the segment reduces the difference in resistance between the wires. The shape of the rudder cannot be rudder. Therefore, it is necessary to provide a (S) path length of the S. , Mingjia a saw [invention content]

有鑑於此,本發明提供一種具有兩個以上 展開樣本,用以降低哎洁除厍門婵士 士 a 1 ί-段的 *低Μ除展開樣本中的電子導線間的路 = 在驅動晶片以及顯示面板間的導線可 ,、有兩個以上的鋸齒形鋸齒寬度。 士、上於上述目的,一種具有兩個以上展閧區段的展開樣 ,應用在-驅動晶片(IC)以及—顯示面板間,用以降低 ,消除展開樣本中的電子導線間的路徑長度差異。因此, 部分在驅動晶片以及顯示面板間的導線具有兩個以上的 鑛齒形蘇齿寬度。 …在一個具有兩個展開區段的展開樣本中,舉例來說, 一第一展開區段擴大晶片端兩相鄰導線間的間隔&到一 個中間間Fwj SM,並且一第二展開區段更進一步擴大此中 ,間隔SM到間隔sp在晝素區端。利用此兩個展開區段, 第一次鋸齒形擴展係應用在晶片端以及第一展開區段之 間的部分導線上,且第二次鋸齒形擴展係應用在第一展開 區段以及第二展開區段之間的部分導線上。一般而言,第 一次鑛齒形擴展部分的鋸齒形鋸齒寬度會大於第一次鋸 齒形擴展部分的鋸齒形鋸齒寬度。In view of the above, the present invention provides a method for reducing the path between the electronic wires in the unfolded sample of the Μ 厍 婵 a = = = = = = = = = = = = = The wires between the display panels can have more than two zigzag zigzag widths. For the above purpose, a deployment sample having two or more spread sections is applied between the -drive wafer (IC) and the display panel to reduce and eliminate the difference in path length between the electronic leads in the unfolded sample. . Therefore, the wire partially driven between the wafer and the display panel has more than two orthodontic tooth widths. ...in a deployed sample having two expanded sections, for example, a first expanded section enlarges the spacing between two adjacent wires at the wafer end & to an intermediate space Fwj SM, and a second expanded section Further expanding this, the interval SM to the interval sp is at the end of the pixel region. With the two expansion sections, the first zigzag extension is applied to a portion of the wire between the wafer end and the first deployment section, and the second zigzag extension is applied to the first deployment section and the second Expand on some of the wires between the segments. In general, the zigzag serration width of the first tooth profile extension will be greater than the zigzag serration width of the first zigzag extension.

Chengs Docket No.:AU0503080 π s Docket N〇:0632-A50666-TW/Fmayjasonkung 1327671 開區擴展’使得展開樣本可具有介於第二展 00又 旦素區之間的一個或以上的展開區段。 【實施方式】 :讓二發明之上述和其他目的、特徵、和優點能更明 ,.'、 文特舉出較佳實施例,並配合所附圖式,作詳 細說明如下。 ν 17 ^ 本發明係利用設置於_個展開#本中的複數倏電子 一個積體電路(驅動晶片)以及-個顯示面板 mil ° ^ ^:^ 或以上的展開區段以兩次或兩次以上 擴大相鄰導線間的寬度。如第4A_4B圖所示 區段观擴大晶片端兩相鄰導線_間 1 區段FS2更進-步擴大此二 &sM到間feSp在晝素區端。利用此兩次 鑛齒形路徑可應用在至少兩個區段。如第5圖所示^一 ==段现係大約位於晶片端與第一展開區段 曰 1且弟—鋸齒形路徑區段ZS2係大 =现與第二展開區段FS2之間。一般而言弟同f 2二鑛Γ路徑區段ZS1的鑛齒形鑛齒寬度係小 :弟亡形路徑區段ZS2的鋸齒形鋸齒寬度。舉例來 鑛齒形路徑區段观的鑛齒形㈣寬度 A1 h小於其在弟—鑛齒形路;^阿_|π· 7 q。卜 办峪仫的鋸齒形鋸齒寬 :Α”α此’舉例來說,當欲降低導線八與導線f間的 ::力值?’同時使用鑛齒寬度WA1以及鑛齒寬度^ 采曰加導線A的路徑長度係比單獨利用—個鑛齒寬度—Chengs Docket No.: AU0503080 π s Docket N〇: 0632-A50666-TW/Fmayjasonkung 1327671 Open area expansion ' allows the unfolded sample to have one or more expanded sections between the second 00 and the dans. The above and other objects, features, and advantages of the invention will be apparent from the description of the appended claims. ν 17 ^ The present invention utilizes a plurality of integrated circuits (drive wafers) and a display panel mil ° ^ ^: ^ or more of the expansion sections set in the _ expansions to be used twice or twice. The above expands the width between adjacent wires. As shown in Fig. 4A_4B, the segment view expands the wafer end two adjacent wires _ between the 1 segment FS2 and further expands the two &sM to the interfeSp at the end of the pixel region. This two-toothed toothed path can be applied to at least two sections. As shown in Fig. 5, the ^== segment is now located approximately at the wafer end and the first unfolding segment 曰 1 and the sigmoid-shaped path segment ZS2 is large = now between the second unfolding segment FS2. Generally speaking, the width of the ore-shaped ore tooth of the path segment ZS1 of the f 2 second ore zone is small: the zigzag serration width of the zone segment ZS2. For example, the ore shape of the ore-shaped path section (4) width A1 h is smaller than its —-mine tooth-shaped road; ^A_|π· 7 q. The zigzag serrated width of the 峪仫 峪仫 Α Α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α α The path length of A is more than the width of the single tooth.

Client’s Docket No.:AU0503080 TT5s Docket No:0632-A50666-TW/Final/Ja: tsonkung 1327671 更有效。 根據在晶月端的導線間隔&以及在畫素區端 間隔sP,以及根據晶片與晝素區之間的距離,可呈右j 個以上的展開區段,使得兩個以上的鑛齒 可ΐ實作在其上。舉例純,可具有 二人擴大導線間隔,如第6圖所示。如圖所示,第一 區段FS1擴大在晶片端的導線間隔&到—個第 = 隔s=,並且第二展開區段FS2擴大此第一中間間严Β曰 到一第二中間間隔〜2。第三展開區段FS3接著用:= ^端=二中間間隔Sm2在畫素區端擴大到間隔“ 段。擴大方式,儲形路徑可應用在至少三個區 曰又月端Μ所不’弟一鑛齒形路徑區段ZS1係大約位於 】曰片=展開區段FS1之間,第二鑛齒形 Γ二日t 第—展開區段fsi與第二展開區段FS2 段is2二:鑛:形路徑區段ZS3係大約位於第二展開區 I、弟二展開區段FS3之間。一般而言,同— 形路徑區段ZS1的鋸齒形鑛齒寬度係小於第 开,路徑區段ZS2的鋸齒形鋸齒寬度,而且盆在第= ==彳㈣段ZS2㈣㈣鑛齒寬度係小於其: 鑛回,路徑區段ZS3的鑛齒形銘齒寬度。 弟- 综上所述,在一依據本發明之顯示面板中 辛ί二接至晝素區。用來電性連接驅動晶片到書 設置於一或多個展開樣本中。其中至ί 圖:2有至少兩個展開區段。舉例來說,如第7 來電性連接每個驅動晶片如資料驅動晶>5 710 或閘極驅動W 72G到畫素㈣某—區段的電子導線= 一一 9 LSZ/t/l = 開區?的展開樣本中。因此,兩個 示。 又可應用在母個展開樣本中,如第5圖所 用來^第5:所示的刪路徑樣本只是 擴展線在i直線“邊Ϊ 隨著增加:度。因此,導線的電阻值也可 ί曲I?線可以是如第8B圖所示的波浪形樣二 ϊ;也r是不規則的。此外,其中部分導他 二.'乂 1例^’靠近畫素區端的導線F或導線e的一段 i^ #近晶片端的同—導線寬,以降低導線的電阻值。 (addlt在―或多個展開區段中湘—個外加雜齒形 圖所_^,^)樣本以增加導線的路徑長度。如第9 ,斤不,可在弟—展開區段㈣,實作一 細。同理,也可在第二展開區段上力2 = 乍個第一外加鑛#形路徑區段azS2。 徑長用種降:設置於一展開樣本的導線間路 長度差異方法,用以電性連接一驅動晶片到至 =板的畫素區的一區段上。任何熟悉此項技藝者亦可輕易 :用本發明在設置於-展開樣本的電子導線間,用以電性 連接兩個電子模組或元件。Client’s Docket No.: AU0503080 TT5s Docket No:0632-A50666-TW/Final/Ja: tsonkung 1327671 More effective. According to the wire spacing & at the end of the crystal moon and the spacing sP at the pixel end, and according to the distance between the wafer and the halogen region, there may be more than j expansion segments on the right side, so that more than two mineral teeth may be The implementation is on it. For example, it can have two people to expand the wire spacing, as shown in Figure 6. As shown, the first segment FS1 expands the wire spacing at the wafer end & to the first = s =, and the second expanded segment FS2 expands the first intermediate to the second intermediate interval. 2. The third expansion section FS3 then uses: = ^ end = two intermediate intervals Sm2 to expand to the interval "section" at the pixel end. The expansion mode, the storage path can be applied in at least three areas, and the end of the month is not the same. The first tooth profile path section ZS1 is located approximately between the 曰 = = expansion section FS1, the second ore profile Γ 2nd t first-expansion section fsi and the second expansion section FS2 section is2 2: mine: The shape path section ZS3 is located between the second deployment area I and the second expansion section FS3. In general, the zigzag tooth width of the same-shaped path section ZS1 is smaller than the first opening, and the path section ZS2 Zigzag serrated width, and the basin is in the ===彳(4) segment ZS2(4)(4) The ore tooth width is smaller than: the mine back, the path segment ZS3 has the ore tooth shape width. Brother - In summary, in accordance with the present invention The display panel is connected to the halogen region, and is used to electrically connect the driving chip to the book and set in one or more unfolded samples. wherein to 2: there are at least two expanded segments. For example, The seventh caller is connected to each driver chip such as data drive crystal > 5 710 or gate drive W 72G to pixel (4) - The electronic conductor of the segment = one 9 LSZ / t / l = open region of the unfolded sample. Therefore, two shows. Can also be applied to the parent expansion sample, as shown in Figure 5 ^ 5: The cut-off path sample shown is just the extension line in the i-line "edge" with increasing: degree. Therefore, the resistance value of the wire can also be I. The wire can be a wave-like shape as shown in Fig. 8B; also r is irregular. In addition, some of them lead to the second. '乂1 case^' is close to the wire F of the pixel end or a section of the wire e of the same wire width of the near-wafer end to reduce the resistance value of the wire. (addlt is in the "or" or "extended" section - plus a dentate pattern _^, ^) sample to increase the path length of the wire. If the ninth, Jin is not, can be in the younger - expand the section (four), the implementation of a fine. Similarly, it is also possible to force 2 = one first additional ore-shaped path section azS2 on the second unfolding section. Path length drop: A method of difference in length between wires of an unfolded sample for electrically connecting a drive wafer to a section of the pixel region of the plate. Anyone skilled in the art can also easily use the present invention to electrically connect two electronic modules or components between electronic leads disposed in the unfolded sample.

、因此,雖然本發明已以較佳實施例揭露如上,然豆 並非用以限^本發明,任何熟悉此項技藝者,在不脫ϋ 發明之精神和範圍内’當可做些許更動與_,因此本發 明之保護範圍當視後附之申請專利範圍所界定者為準。XTherefore, although the present invention has been disclosed above in the preferred embodiments, the present invention is not intended to limit the invention, and any person skilled in the art will be able to make some changes and _ without departing from the spirit and scope of the invention. Therefore, the scope of the invention is defined by the scope of the appended claims. X

Clients Docket N〇.:AU0503080 TT's Docket No.O632-.450666-TW/Final/Jasonkung 10 1327671 【圖式簡單說明】 第1圖為一示意圖,係顯示在一習知顯示面板的晝素 區中複數資料驅動晶片以及閘極驅動晶片係電性連接至 - 資料線及閘極線。 . 第2圖為一示意圖,係顯示一習知展開樣本,用於利 ' 用電子導線連接一驅動晶片的焊接墊區以及至少晝素區 的一段。 第3圖為一示意圖,係顯示在一習知展開樣本的一個 典型鋸齒形路徑長度擴展。 • 第4A-4B圖為一示意圖,係顯示一依據本發明實施例 的展開樣本,用於利用電子導線連接一驅動晶片的焊接墊 區以及至少晝素區的一段。 第5圖為一示意圖,係顯示一依據本發明實施例的一 展開樣本的鋸齒形路徑長度擴展。 第6圖為一示意圖,係顯示一依據本發明另一實施例 的展開樣本。 第7圖為一示意圖,係顯示一顯示面板具有複數驅動 φ 晶片利用依據本發明之設置於一展開樣本中的複數電子 導線電性連接至一晝素區。 第8A圖為一示意圖,係顯示一鋸齒形樣本。 第8B圖為一示意圖,係顯示另一鋸齒形樣本。 第9圖為一示意圖,係顯示在展開區段中一個或以上 ' 的外加鋸齒形樣本。 【主要元件符號說明】 10〜貢料驅動晶片,Clients Docket N〇.:AU0503080 TT's Docket No.O632-.450666-TW/Final/Jasonkung 10 1327671 [Simplified Schematic] Figure 1 is a schematic diagram showing the plural in a pixel area of a conventional display panel The data driving chip and the gate driving chip are electrically connected to the - data line and the gate line. Fig. 2 is a schematic view showing a conventional unfolded sample for connecting a solder pad region of a driving wafer and at least a segment of a halogen region by an electronic wire. Figure 3 is a schematic diagram showing a typical zigzag path length extension of a conventionally developed sample. • 4A-4B is a schematic view showing an unfolded sample for connecting a solder pad region of a driving wafer and at least a segment of a halogen region using an electronic wire in accordance with an embodiment of the present invention. Figure 5 is a schematic diagram showing the zigzag path length extension of an unfolded sample in accordance with an embodiment of the present invention. Fig. 6 is a schematic view showing an unfolded sample according to another embodiment of the present invention. Fig. 7 is a schematic view showing a display panel having a complex drive φ wafer electrically connected to a halogen region by a plurality of electronic wires disposed in a developed sample according to the present invention. Figure 8A is a schematic view showing a zigzag sample. Figure 8B is a schematic view showing another zigzag sample. Figure 9 is a schematic diagram showing an applied zigzag sample of one or more ' in the unfolded section. [Main component symbol description] 10~ tribute drive wafer,

Client’s Docket No.:AU0503080 TT's Docket No:0632-A50666-TW/Final/Jasonkung 11 1327671 20〜間極驅動晶片, DL〜資料線; GL〜閘極線; - 210〜焊接墊區; . 220〜連接器區; S】、Sm、Sp、SmI、Sjy[2〜導線間隔, ZS〜雜齒形路控區段, A-F〜導線, WA、WA1、WA2、WB、wc' WD、WE〜鋸齒寬度; # FS1〜第一展開區段; FS2〜第二展開區段; FS3〜第三展開區段; ZS1〜第一鋸齒形路徑區段; ZS2〜第二鋸齒形路徑區段; ZS3〜第三鋸齒形路徑區段; 710〜貢料驅劫晶片, 720〜閘極驅動晶片; φ AZS1〜第一外加鋸齒形路徑區段; AZS2〜第二外加鋸齒形路徑區段。Client's Docket No.: AU0503080 TT's Docket No: 0632-A50666-TW/Final/Jasonkung 11 1327671 20~Interpolar drive chip, DL~ data line; GL~gate line; - 210~ solder pad area; . 220~ connection S], Sm, Sp, SmI, Sjy [2 ~ wire spacing, ZS ~ miscellaneous road section, AF ~ wire, WA, WA1, WA2, WB, wc' WD, WE ~ sawtooth width; #FS1~1nd expansion section; FS2~2nd expansion section; FS3~3rd expansion section; ZS1~1nd zigzag path section; ZS2~2nd zigzag path section; ZS3~3rd sawtooth Shape path section; 710 ~ tribute robbing wafer, 720 ~ gate drive wafer; φ AZS1 ~ first applied zigzag path section; AZS2 ~ second plus zigzag path section.

Client's Docket N〇.:AU0503080 TT5s Docket No:0632-A50666-TW/Final/JasonkungClient's Docket N〇.:AU0503080 TT5s Docket No:0632-A50666-TW/Final/Jasonkung

Claims (1)

修正日期91 為4%2##(更】正替換真 第95126033號申請專利範圍修正本 十、申請專利範圍: -電1Γ元H子連接方法,用於—第—電子元件以及一第 二第一電子元件包括複數個第-電子連接 該第二電子元件包括複數個第t接端間有-第一間^ :連:c端間有一大於該第一間隔之第二間 數條電子^連接包括以—連接樣本(Pattern)設置的複 望笛一φ 、” C〇ndUCt〇r),用以使每一該電子導線可將該 π 子連接端之一者連接至一對應的第二電子連接 、:二_接樣本具有靠近該第一電子元件之一第一端、靠 ,該第一電子元件之一第二端、設置於該第一端與該第二 ^門之至少、兩個展開區段(fan-out section)以及設置於 ^兩個該荨展開區段之間的中間區段(intermediate section) ’該電子連接方法包括下列步驟: 。。於一設置於靠近該連接樣本之該第一端的第一展開 ^段中,將來自第一端之該等電子導線朝外展開,以使相 鄰導線之間的間隔增加至一大於該第一間隔的第三間隔; 。於該連接樣本之第一中間區段中,將來自該第一展開 區’又中之遠等電子導線朝向該第二端延伸;以及 ★ 於一第二展開區段中,將來自該第一中間區段中之該 等電子導線朝外展開’朝向該連接樣本之該第二端,以進 一步使相鄰導線之間的間隔增加至一大於該第三間隔的 第四間隔, 其中至少部分在該連接樣本中介於該第一展開區段 ,該第二展開區段間的中間部分的電子導線係被提供一 第一幫曲(winding)樣本’以增加該等部分電子導線的長 0632-A50666-TW 13 /0/1 ··啤年兩月边條(更)正替換頁 修正日期 第95126033號申請專利範圍修正本 度。 ]隔係大體上與該第二間隔相等。 至少^八申/月兮專利範圍第1項所述之電子連接方法,其中 中間部分的本中在近該連接樣本之該第一端之 4 Γ * 線係被提供—第二彎曲樣本。 至少部分該項^述之電子連接方法,其中 5如由曲樣本係杈置於該第一展開區段中。 至少部分^ fl®第1項所述之電子連接方法,其中 6如由咬由係叹置於該第一展開區段中。 括下料範㈣1销叙電子連接枝,更包 樣本將4=「區=段;Γ等電子導線,在該連接 第二中Ηρα〆 進步朝向該第二端延伸,其中玆 曰區4又係介於該第二展開 μ 該第二端間;以及 展開區祅以及該連接樣本之 '第二展開區段中,將來白贫楚_士日日 等電子導線朝外#M 來自該苐—中間區段中之該 一牛你“朝卜展開’朝向該連接樣本之該第二端,以、隹 第:::鄰導線之間的間隔增加至-大於該第二:: 括下^步申驟請專利範圍第6項所述之電子連接方法.更包 曲樣本,以進_步增"子導線提供—第二弯 〇, ^ 寻。I分電子導線的長彦。 申請專利範圍第7項所述之電子連接方法,其中 0632-A50666-TW 14 丄327671 丄327671 99% 4廣2雕(更)正替換頁 第⑽033號申請專利範圍修正本 修正日期 該第五間隔係大體上與該第二間隔相等。 9.如申請專利範圍第丨項所述之電子連 至少部分在該連接樣本之該第一 / ,八申 的電子導線也被提供—第二f曲樣、本。& %中間部分 至少1ttr倉專利範圍第1項所述之電子連接方法,立中 的電本之該第"展開區段中的中間部分 兔千導線也被知:供一第二彎曲樣本。 第二1η:連接器’用以提供一第一電子元件以及-π:::的電子連接,該第一電子元件包括複數個 一第一 第一電子連接端之相鄰連接端間有 遮n第二電子元件包括複數個第二電子連接 間隔之第二間隔,該電子連接器包括:大於該第 ”2電子導線,係以一連接樣本設置,用以使每- ==導線可將該等第_電子連接端之_ 接端,其中該連接樣本具有靠近該第-電 :二Τΐ:端、靠近該第二電子元件之-第二端、】 t, f"知二,第一端之間之至少兩個展開區段以及 ^本包=兩個該等展開區段之間的中間區段,其中該連接 當一—Λ一展開區段,係設置於靠近該第-端,其中來自 &的該等電子導線係在該第一展開區段中 開,以使相鄰導線之間❸間 第三間隔; 主大於該第一間隔的 間,:二中:展開區段以及該第二端 展開& &中的該等電子導線係朝向該 0632-A50666-TW 15 1327671 第95126033號申請專利範圍修正本 第二端延伸;以及 修正日期| 99¾ 4¾ 2##(更)正替換頁 ____________ 第二展開區段,介於該第一令間區段以及該第二端 =’其中來自該第-中間區段中的該等電子導線係朝外展 開,_以進一步使相鄰導線之間的間隔增加至一大於該第三 間隔的第四間隔, μ — 少部分在該連接樣本中介於該第-展開區段 第…概間的中間部分的電子導線係被提供-第一 ·考曲樣本,以增加該等部分電子導線的長度。 =申料利第u項所述之電子連接器,直申 該弟四間隔係大體上與該第二間隔相等。 13. 如申請專利範圍第u項所 在該連接樣本中靠近該連接樣本 曰1邛刀的電子導線係被提供一第二彎曲樣本。 14. 如申請專利範圍f 13項所述 至少^該第二彎曲樣本係設置於該第一展開區段中:中 15. 如申請專利範圍第u項所述 =第一彎曲樣本係設置於該第-展開區:中 括:.申清專利範圍第n項所述之電子連接器,更包 間,:中第二於該第二展開區段以及該第二端 二端延伸^及 段中的該等電子導線係朝向該第 Η,ΐ ίί展開區段’介於該第二中間區段以及該第二她 :門,、中该等電子導線係朝外展開,以進-步使相鄰導结 少邻八,4曰至大於泫第四間隔的第五間隔,其中至 4刀在錢接樣本中介於該第二展開區段與該第2 0632-A50666-TW 16 1327671 第95126033號申請專利範圍修正本 修正日期f #年4¾ 2!^更)正替換頁| 開區段間的中間部分的電子導線係被提供-m「曲」 本,以進一步增加該等部分電子導線的長度。 , ^ 17.如申請專利範圍第16項所述之電子連接器,其中 該第五間隔係大體上與該第二間隔相等。 18.—種電子模組,包括: 一基板; ^第二電子元件,其具有複數個設置於該基板上的第 :電=接端’該等第一電子連接端之相鄰 第一間隔; β -雷子元件’其具有複數個設置於該基板上的第 一電子連接端,該等第二電子連接端之 大於該第-間隔之第二間隔; 网運接編間有一 電子器’用以提供該第一電子元件以及該第二 件間的電子連接,該電子連接器包括: 2條電子導線’以一連接樣本設 電子導線可將該等第—電子連接端之 更母庙亥 之一第一踹_樣本具有靠近該第-電子元件 之弟鈿、彝近該第二電子元件之一< 什 =與該第二端之間之至少兩個展開二 == :兩個該等展開區段之間的中間區段,其中該連接 盆二第:展開區段,係設置於靠近該第-端,1中夾白 開,以使相鄰導線之間的間隔增加至二:係,外展 第三間隔; 大於5亥第一間隔的 -第-中間區段,介於該第—展開區段以及該第二端 0632-A50666-TW 17 1327671 第95126033號申請專利範圍修正本 ( — - 严1,1由氺白兮哲β 修正日期‘19每4屏2箱IK更)正替換頁 U來自5亥第一展開區段中的該 ------丨 第二端延伸,·以及 寸电卞绎踝係朝向该 二第二展開區段’介於該第—中間區段以 間,其中來自該第一中間區段中的該等電子導二= 開’以進-步使相料線之__增加至—大於 : 間隔的第四間隔,其中至少部分 入-第二 -展開區段與該第二展開區段二, =被提供一第一 f曲樣本,以增加該等部分二= 第四^申請專利範圍第18項所述之電子模組,其中該 第四間隔係大體上與該第二間隔相等。 2〔卞申請專利範圍第18項所述之電子模組, 刀在該連接樣本中靠近該連端 間部分的電子導線係被提供一第二彎曲樣之:弟^的中 料利範圍第18項所述之電子模組,其中至 夕°二°乂第一彎曲樣本係設置於該第-展開區段。 小部八請,圍第20項所述之電子模組,其中至 乂〜第—脊曲樣本係設置於該第一展開區段。 0632-A50666-TAV 18Amendment date 91 is 4%2## (more) is replacing the true patent No. 95125033. The scope of the patent application is revised. The scope of the patent application: - The electric 1 H H sub-connection method is used for - the first electronic component and a second An electronic component includes a plurality of first-electron connections, and the second electronic component includes a plurality of t-th terminals having a first-to-one connection: a c-terminal has a second number of electrons greater than the first interval Including a look-up flute φ, "C〇ndUCt〇r" set by a connection sample, such that each of the electronic wires can connect one of the π sub-connections to a corresponding second electron Connecting, the second sample has a first end adjacent to the first electronic component, a second end of the first electronic component, at least two of the first end and the second gate a fan-out section and an intermediate section disposed between the two expansion sections. The electronic connection method includes the following steps: The first end of the first end of the segment will be from the first end The electronic wires are flared outwardly to increase the spacing between adjacent wires to a third interval greater than the first interval; in the first intermediate segment of the connected sample, from the first deployment An electronic conductor extending further toward the second end; and in a second deployment section, the electronic conductors from the first intermediate section are flared outwardly toward the connected sample The second end is further configured to increase an interval between adjacent wires to a fourth interval greater than the third interval, wherein at least a portion of the connection sample is interposed between the first deployment segment and the second deployment segment The intermediate portion of the electronic lead is provided with a first winding sample 'to increase the length of the part of the electronic wire 0632-A50666-TW 13 /0/1 ·· Beer Year's Edge Strip (more) The replacement of the page is revised in the date of the patent application. The scope of the patent application is revised. The partition is substantially equal to the second interval. At least the electronic connection method described in the first paragraph of the patent application, wherein the middle portion is This is near The first end of the sample is 4 Γ * the line is provided - the second curved sample. At least part of the electronic connection method of the item, wherein 5 is placed in the first unfolded section by the curved sample system. At least part of the method of electronic connection according to Item 1, wherein 6 is placed in the first unfolding section by a bite. The blanking section (4) 1 pin is an electronic connecting branch, and the sample is 4*. "Zone=segment; 电子, etc., in which the second Ηρα〆 progresses toward the second end, wherein the 曰 region 4 is further between the second end of the second unfolding μ; and the unfolding area 祆And in the second expansion section of the connection sample, in the future, the electronic lead wire such as Bai Shichu_Shi Ri Ri is facing out #M from the 苐 - the middle section of the cow, you "expanded" toward the connection sample The second end, the interval between the adjacent:::adjacent wires is increased to -the greater than the second:: the electronic connection method described in item 6 of the patent scope is included. The sample is provided by the _step increment " sub-wires - the second bend, ^ find. Changyan of the I-point electronic lead. The electronic connection method described in claim 7 of the patent scope, wherein 0632-A50666-TW 14 丄 327671 丄 327671 99% 4 Guang 2 carving (more) is replacing the page No. (10) 033, the scope of the patent is amended, the correction interval is the fifth interval. The system is substantially equal to the second interval. 9. The electronic link as described in the scope of claim 2 is also provided at least in part of the first/eighth electronic conductor of the connected sample - the second f-shaped sample, the present. &% middle part at least 1ttr warehouse patent range, the electronic connection method described in item 1, the middle part of the "electrical book" in the middle section of the expansion section is also known: for a second bending sample . a second 1n: connector is configured to provide a first electronic component and an electronic connection of -π:::, the first electronic component includes a plurality of first and first electronic terminals The second electronic component includes a second interval of a plurality of second electronic connection intervals, the electronic connector comprising: greater than the "second" electronic wire, disposed in a connection sample, such that each -== wire can be such a _ connector of the first _ electronic connection end, wherein the connection sample has a proximity to the first electric: two ends: a second end adjacent to the second electronic component, t, f" At least two expansion sections and an intermediate section between the two deployment sections, wherein the connection is a first-to-one expansion section, adjacent to the first end, wherein And the electronic wires of the & are opened in the first unfolding section to make a third interval between adjacent wires; the main is greater than the first interval, the second: the expanded segment and the first The electronic conductors in the two-end deployment && are oriented toward the 0632-A50666-TW 15 1327671 Patent No. 95125033 Patent Application Revision This second extension; and revision date | 993⁄4 43⁄4 2## (more) replacement page ____________ second expansion section, between the first intersessional section and the Two ends = 'where the electronic conductors from the first intermediate section are flared outwardly, to further increase the spacing between adjacent conductors to a fourth interval greater than the third interval, μ - less An electronic wire partially connected to the intermediate portion of the first-to-expansion segment of the connection sample is provided with a first test sample to increase the length of the partial electronic wires. The electronic connector described in the above paragraph is substantially equal to the second interval. 13. The electronic wire system of the connecting sample in the connecting sample near the connecting sample A second curved sample is provided. 14. At least the second curved sample is disposed in the first expanded section as described in claim 13: wherein: 15. First curved sample system In the first-expansion zone: the electronic connector described in claim n of the patent scope, and the second compartment, the second extension section and the second end extension end The electronic conductors in the segment are oriented toward the third, ΐ ίί expansion section 'between the second intermediate section and the second her: door, wherein the electronic conductors are deployed outwardly to advance Having adjacent guides less than eight, 4 曰 to a fifth interval greater than 泫 fourth interval, wherein up to 4 knives in the money sample are between the second unfolded section and the 2nd 0632-A50666-TW 16 1327671 Patent application No. 95126033, this amendment date is amended. ##43⁄4 2!^more) replacement page | The electronic wire of the middle part between the open sections is provided with a -m "curve" to further increase the partial electronic wires. length. The electronic connector of claim 16, wherein the fifth spacer is substantially equal to the second interval. 18. An electronic module comprising: a substrate; a second electronic component having a plurality of first electrical spacings disposed on the substrate: an electrical first terminal adjacent to the first electrical connection end; The β-ray element has a plurality of first electronic connection terminals disposed on the substrate, and the second electronic connection ends are greater than the second interval of the first interval; To provide an electronic connection between the first electronic component and the second component, the electronic connector includes: two electronic wires 'a set of electronic wires connected to the sample, the first electronic connection terminal a first 踹_sample having a scorpion close to the first electronic component, adjacent to one of the second electronic components < at least two expansions between the second end and the second end ==: two of these Expanding an intermediate section between the sections, wherein the connecting basin second: unfolding section is disposed adjacent to the first end, and is sandwiched in 1 to increase the interval between adjacent wires to two: , abduction third interval; greater than 5 hai first interval - first - intermediate zone Segment, between the first-expanding section and the second end 0632-A50666-TW 17 1327671 No. 95125033 Patent application scope revision (-- strict 1,1 by 氺白兮哲β revision date '19 every 4 screens 2 boxes of IK more) The replacement page U comes from the 丨 丨 second end extension in the first deployment section of the 5 hai, and the 卞绎踝 卞绎踝 朝向 朝向 该Between the first and middle sections, wherein the electrons from the first intermediate section are two = on to increase the __ of the phase line to - greater than: the fourth interval of the interval, Wherein at least a portion of the second-expansion segment and the second unfolding segment two are provided with a first f-curve sample to increase the electrons of the portion 2 = the fourth application patent claim 18 a module, wherein the fourth spacer is substantially equal to the second interval. 2 [卞 The electronic module of claim 18, wherein the electronic lead of the knife in the connected sample near the inter-terminal portion is provided with a second curved sample: the middle material range of the younger brother is 18th The electronic module of the present invention, wherein the first curved sample is disposed in the first-expansion section. The electronic module of claim 20, wherein the 乂 第 第 脊 脊 脊 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 0632-A50666-TAV 18
TW95126033A 2005-11-14 2006-07-17 Electrical connector and method thereof and electronic module TWI327671B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/274,834 US7267555B2 (en) 2005-10-18 2005-11-14 Electrical connectors between electronic devices

Publications (2)

Publication Number Publication Date
TW200719021A TW200719021A (en) 2007-05-16
TWI327671B true TWI327671B (en) 2010-07-21

Family

ID=37858697

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95126033A TWI327671B (en) 2005-11-14 2006-07-17 Electrical connector and method thereof and electronic module

Country Status (3)

Country Link
JP (2) JP4538439B2 (en)
CN (1) CN100399166C (en)
TW (1) TWI327671B (en)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090262292A1 (en) * 2008-04-16 2009-10-22 Au Optronics Corporation Electrical connectors between electronic devices
US8325309B2 (en) * 2008-09-23 2012-12-04 Apple Inc. Display having a plurality of driver integrated circuits
TWI391730B (en) * 2009-02-11 2013-04-01 Au Optronics Corp Flat panel display
CN101510383B (en) * 2009-03-26 2011-12-07 友达光电股份有限公司 Flat display panel
KR101627245B1 (en) * 2009-05-11 2016-06-07 삼성디스플레이 주식회사 Display Device Having Fanout Wiring
TWI411835B (en) * 2009-06-29 2013-10-11 Au Optronics Corp Display panel and display device
TWI395007B (en) * 2009-09-30 2013-05-01 Au Optronics Corp Fan-out circuit and display panel
TWI418906B (en) * 2009-10-06 2013-12-11 Au Optronics Corp Display panel with optimum pad layout of the gate driver
CN104714696B (en) * 2010-07-08 2017-11-24 友达光电股份有限公司 touch display substrate
CN101893962A (en) * 2010-07-08 2010-11-24 友达光电股份有限公司 Touch display and touch display substrate thereof
SG11201404670QA (en) * 2012-03-21 2014-11-27 Sharp Kk Active matrix substrate and display panel including the same
CN105359073B (en) * 2013-05-10 2019-03-19 诺基亚技术有限公司 Sinuous interconnection in deformable substrate
CN103337501B (en) * 2013-06-24 2015-11-25 深圳市华星光电技术有限公司 Array base palte and preparation method thereof, panel display apparatus
CN106297623B (en) * 2015-06-10 2019-11-01 群创光电股份有限公司 Fan-out circuit and the display device for applying it
CN206020893U (en) 2016-08-31 2017-03-15 京东方科技集团股份有限公司 Array base palte and display device
KR102529828B1 (en) 2016-10-31 2023-05-08 엘지디스플레이 주식회사 Display device and multiple display device
KR20200143558A (en) * 2019-06-13 2020-12-24 삼성디스플레이 주식회사 Display apparatus
KR20210085388A (en) * 2019-12-30 2021-07-08 엘지디스플레이 주식회사 Touch display device
WO2023155140A1 (en) * 2022-02-18 2023-08-24 京东方科技集团股份有限公司 Display panel and display apparatus
CN114779967A (en) * 2022-05-27 2022-07-22 武汉华星光电半导体显示技术有限公司 Display panel

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2771661B2 (en) * 1990-02-16 1998-07-02 三洋電機株式会社 Liquid crystal display
KR200162435Y1 (en) * 1993-06-21 1999-12-15 손욱 Stn-lcd
KR100237679B1 (en) * 1995-12-30 2000-01-15 윤종용 Liquid crystal display panel
JPH10153791A (en) * 1996-11-25 1998-06-09 Hitachi Ltd Liquid crystal display device with bent wiring electrode
JPH1195244A (en) * 1997-09-22 1999-04-09 Toshiba Corp Circuit board and liquid crystal display device having this circuit board
JP3296299B2 (en) * 1998-08-03 2002-06-24 日本電気株式会社 Layout method of lead wiring and display device having high-density wiring
JP3964546B2 (en) * 1998-08-04 2007-08-22 シャープ株式会社 Display device
JP2003140181A (en) * 2001-11-02 2003-05-14 Nec Corp Liquid crystal display device
US6842200B1 (en) * 2003-06-18 2005-01-11 Hannstar Display Corporation Liquid crystal panel having compensation capacitors for balancing RC delay effect
TW594177B (en) * 2003-07-23 2004-06-21 Hannstar Display Corp Liquid crystal display panel for eliminating flicker
JP2005250062A (en) * 2004-03-03 2005-09-15 Toshiba Matsushita Display Technology Co Ltd Liquid crystal display device

Also Published As

Publication number Publication date
TW200719021A (en) 2007-05-16
JP4538439B2 (en) 2010-09-08
CN100399166C (en) 2008-07-02
JP2007142387A (en) 2007-06-07
JP2010016400A (en) 2010-01-21
CN1928676A (en) 2007-03-14
JP5080541B2 (en) 2012-11-21

Similar Documents

Publication Publication Date Title
TWI327671B (en) Electrical connector and method thereof and electronic module
TWI325507B (en) Electronic device with uniform-resistance fan-out blocks
TWI291313B (en) Flexible printed circuit board
TWI307150B (en) Package for high frequency waves containing high frequency electronic circuit
TWI316831B (en) Electronic device
EP1748680A3 (en) Flat panel display device and method of making the same
TW200945684A (en) Electrical connectors between electronic devices
TW200425817A (en) Flexible substrate, LCD module using same, and manufacturing method of same
JP2009094099A (en) Structure of connection part of flexible substrate, flexible substrate and flat panel display device
TWI253535B (en) LCD panel in which signal line terminals have slits to allow inspection of alignment of the terminals and the TCP leads
DE112021001976T5 (en) SEMICONDUCTOR COMPONENT
JP3393893B2 (en) Leadframe with bent busbar and its manufacturing method
US9666607B2 (en) Display device
US6710838B2 (en) Display module having flexible substrates bending along a slope of a sloped back surface member
JP3350352B2 (en) Supporting base of semiconductor device having wiring pattern
JP2727862B2 (en) Connection tape, film carrier type IC, and connection method
US11239303B2 (en) Display substrate, display apparatus, and method of fabricating display substrate
JP4065883B2 (en) Wiring structure and flat panel display
US20140362318A1 (en) Multiple circuit board for liquid crystal display panels and method for manufacturing liquid crystal display panels
TW484024B (en) Liquid crystal display device and repair process for the same
TWM410891U (en) Active device array substrate and liquid crystal display panel
TW400588B (en) Semiconductor device
JP3025764B2 (en) Liquid crystal display
JP3548682B2 (en) Semiconductor chip and tape carrier package including the same
JPH11288003A (en) Liquid crystal substrate, liquid crystal display device using the same and method for forming liquid crystal display device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees