TWI325560B - - Google Patents

Download PDF

Info

Publication number
TWI325560B
TWI325560B TW95131462A TW95131462A TWI325560B TW I325560 B TWI325560 B TW I325560B TW 95131462 A TW95131462 A TW 95131462A TW 95131462 A TW95131462 A TW 95131462A TW I325560 B TWI325560 B TW I325560B
Authority
TW
Taiwan
Prior art keywords
error
cell
multiplier
bit
detection
Prior art date
Application number
TW95131462A
Other languages
English (en)
Chinese (zh)
Other versions
TW200641665A (en
Inventor
Chiou Yng Lee
Original Assignee
Univ Lunghwa Sci & Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Lunghwa Sci & Technology filed Critical Univ Lunghwa Sci & Technology
Priority to TW095131462A priority Critical patent/TW200641665A/zh
Publication of TW200641665A publication Critical patent/TW200641665A/zh
Application granted granted Critical
Publication of TWI325560B publication Critical patent/TWI325560B/zh

Links

Landscapes

  • Hardware Redundancy (AREA)
  • Error Detection And Correction (AREA)
TW095131462A 2006-08-25 2006-08-25 Systolic array dual-basis multiplier having parallel output bits with on-line error detection capability TW200641665A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW095131462A TW200641665A (en) 2006-08-25 2006-08-25 Systolic array dual-basis multiplier having parallel output bits with on-line error detection capability

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095131462A TW200641665A (en) 2006-08-25 2006-08-25 Systolic array dual-basis multiplier having parallel output bits with on-line error detection capability

Publications (2)

Publication Number Publication Date
TW200641665A TW200641665A (en) 2006-12-01
TWI325560B true TWI325560B (https=) 2010-06-01

Family

ID=45074272

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095131462A TW200641665A (en) 2006-08-25 2006-08-25 Systolic array dual-basis multiplier having parallel output bits with on-line error detection capability

Country Status (1)

Country Link
TW (1) TW200641665A (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI465958B (zh) * 2012-06-08 2014-12-21 Univ Lunghwa Sci & Technology Error detection of finite field multiplication devices
TWI457751B (zh) * 2012-07-13 2014-10-21 Univ Feng Chia Tandem fault tolerant device
CN116739042B (zh) * 2023-06-09 2026-04-17 中科南京智能技术研究院 支持四种单比特计算模式的脉动阵列结构及计算模式控制方法

Also Published As

Publication number Publication date
TW200641665A (en) 2006-12-01

Similar Documents

Publication Publication Date Title
Hossain et al. High‐performance elliptic curve cryptography processor over NIST prime fields
Reyhani-Masoleh et al. Fault detection architectures for field multiplication using polynomial bases
Wang et al. Algebraic manipulation detection codes and their applications for design of secure cryptographic devices
Bayat-Sarmadi et al. Concurrent error detection in finite-field arithmetic operations using pipelined and systolic architectures
Lee et al. Concurrent error detection in a bit-parallel systolic multiplier for dual basis of GF (2 m)
Chiou et al. Concurrent error detection and correction in Gaussian normal basis multiplier over GF (2^ m)
Aghapour et al. Efficient partial recomputation-based fault detection approaches for z-transform
CN101968732B (zh) 检错比特并行脉动阵列移位多项式基乘法器及其构造方法
Huang et al. Concurrent error detection and correction in a polynomial basis multiplier over GF (2 m)
TWI325560B (https=)
Chiou Concurrent error detection in array multipliers for GF (2 m) fields
Rashidi et al. Efficient implementation of bit‐parallel fault tolerant polynomial basis multiplication and squaring over GF (2m)
Qiu et al. Concurrent all-cell error detection in semi-systolic multiplier using linear codes
Akdemir et al. Non-linear error detection for elliptic curve cryptosystems
Wang et al. Robust FSMs for cryptographic devices resilient to strong fault injection attacks
Dai et al. A study of side-channel effects in reliability-enhancing techniques
Chelton et al. Concurrent error detection in GF (2 m) multiplication and its application in elliptic curve cryptography
Mathew et al. Single error correctable bit parallel multipliers over GF (2 m)
Chiou et al. Novel Mastrovito multiplier over GF (2m) using trinomial
Chiou et al. Concurrent error detection in semi-systolic dual basis multiplier over GF (2 m) using self-checking alternating logic
Reviriego et al. On the use of euclidean geometry codes for efficient multibit error correction on memory systems
TWI457751B (zh) Tandem fault tolerant device
Chiou et al. Palindromic-like representation for Gaussian normal basis multiplier over GF (2 m) with odd type t
Lee et al. Scalable and systolic architecture for computing double exponentiation over GF (2 m)
Mozhi et al. Efficient bit-parallel systolic multiplier over GF (2 m)

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees