TWI305585B - A wiring substrate and method using the same - Google Patents

A wiring substrate and method using the same Download PDF

Info

Publication number
TWI305585B
TWI305585B TW94102407A TW94102407A TWI305585B TW I305585 B TWI305585 B TW I305585B TW 94102407 A TW94102407 A TW 94102407A TW 94102407 A TW94102407 A TW 94102407A TW I305585 B TWI305585 B TW I305585B
Authority
TW
Taiwan
Prior art keywords
layer
copper
diffusion
adhesion
substrate
Prior art date
Application number
TW94102407A
Other languages
Chinese (zh)
Other versions
TW200538800A (en
Inventor
yoshimura Yusuke
Fujimoto Toshikazu
Arai Toshiaki
Original Assignee
Chi Mei Optoelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2004020683A external-priority patent/JP2005217088A/en
Application filed by Chi Mei Optoelectronics Corp filed Critical Chi Mei Optoelectronics Corp
Publication of TW200538800A publication Critical patent/TW200538800A/en
Application granted granted Critical
Publication of TWI305585B publication Critical patent/TWI305585B/en

Links

Landscapes

  • Liquid Crystal (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Description

13055851305585

93042TW 九、發明說明: 【發明所屬之技術領域】 本發明主要與顯示器面板所使用的配線基板及其製造方法有關。 【先前技術】 液晶顯示面板乃是在對向排列的配線基板與彩色渡光基板之間封住液 晶而成。近來主動式矩陣(Active Matrix)液晶顯示面板,其中之配線基板上 有閘極線與訊號線交叉,各自平行地進行配線。此外,兩者交又配置薄膜93042TW IX. Description of the Invention: [Technical Field of the Invention] The present invention relates mainly to a wiring board used in a display panel and a method of manufacturing the same. [Prior Art] A liquid crystal display panel is formed by sealing a liquid crystal between a wiring board and a color light-emitting board which are aligned. Recently, an active matrix liquid crystal display panel in which a gate line and a signal line intersect each other on the wiring substrate are wired in parallel. In addition, the two are also equipped with a film

晶體(Thin Film Transistors,以下簡稱 TFT )。 目前,配線基板的閘極線及訊號線使用主成分為鋁A1或鋁A1合金的金 屬’例如湘Mo/铭合金Alalloy或純鋁A1,後利用磷酸(Phosph〇ric)/醋 酸(Acetic) /硝酸(Nitric)此系列之姓刻液(以下簡稱PAN系)進行蝕刻步 驟,使其剖面形成梯形形狀。 近來隨面板高品質化與大畫面化,配線阻抗及寄生電容大增,造成配 線遲延的問便凸顯出來。不過,在目前的情況下,若不影響開口率,唯 有將配線膜厚加大’但如此-來,配置其上之化學氣相沈積cv〇絕緣膜, •若不增加麟之情況下,絕、雜㈣的地方沒赃顧所要的絕緣性,易 造成階梯覆蓋性(step coverage)不佳,進而導致製造良率降低。 • 未來或許可使用更低阻抗材料’例如銅Cu作為配線材料,解決這個問 題’但使用銅Cu作為配線材料有以下問題需克服:⑴需有有效抑制銅Cu '擴散的方法;⑵改善銅Cu·板之間的附著性;⑶需能形成梯形圖案 化的方法。 上述⑴的抑制方法有其必要,以抑制銅Cu在製備TFT的非晶形石夕内 部擴散導致該半導舰能劣彳卜又上述⑵Cu與基板魏著性問題,主要 是玻璃基板與作為轉_心金屬(_職丨)Cu之附著性不佳,所以於 1305585Thin Film Transistors (hereinafter referred to as TFT). At present, the gate line and the signal line of the wiring substrate use a metal whose main component is aluminum A1 or aluminum A1 alloy, such as Xiang Mo/Ming alloy Alalloy or pure aluminum A1, and then use phosphoric acid (Phosph〇ric)/Acetic acid (Acetic) / Nitric This series of engraved liquids (hereinafter referred to as PAN series) is subjected to an etching step to form a trapezoidal shape in cross section. Recently, with the high quality of the panel and the large screen, the wiring impedance and the parasitic capacitance have increased greatly, and the problem of delay in wiring has been highlighted. However, in the current situation, if the aperture ratio is not affected, only the wiring film thickness is increased 'but this is the case, the chemical vapor deposition cv 〇 insulating film is disposed thereon, • if the lining is not increased, Absolute and miscellaneous (4) places do not care about the required insulation, and it is easy to cause poor step coverage, which leads to a decrease in manufacturing yield. • In the future, it may be possible to use a lower-impedance material such as copper Cu as a wiring material to solve this problem. However, the use of copper Cu as a wiring material has the following problems to be overcome: (1) a method for effectively suppressing copper Cu 'diffusion; (2) improving copper Cu • Adhesion between plates; (3) A method that requires trapezoidal patterning. The above-mentioned (1) suppression method is necessary to suppress the internal diffusion of copper Cu in the amorphous silicon of the preparation TFT, resulting in the inferiority of the semi-conducting ship, and the above (2) Cu and substrate-prone problems, mainly the glass substrate and the rotation Heart metal (_ job) Cu's adhesion is not good, so at 1305585

93042TW 製備Cu之步驟時’易造成Cu從基板上脫落。此外,和 齡金雜丫不同,配編金屬上繼u之後,蝴速 比Mo快,所以,g己後圖耷齡 又面Cu 屋層(遮蓋物)的开Γ 樣,上部Mo層容易切削成類似 厂因此,在後面的絕緣層進行被覆配線時,覆蓋产 :降低,造成製品不良。因此有必要解決上賴 • 補文獻1主要·形錢W '銶Re或此二者與義合金,在銅Cu a 1種方法㈣CU的擴散1是採用這樣的方法,就很難形成數百人 %程度而且表面光滑的薄膜。因此,接下來如何與液晶顯示器製造工廢整合, 便成問題。93042TW When the step of preparing Cu is made, it is easy to cause Cu to fall off the substrate. In addition, unlike the gold-stained oysters, after the metal is finished, the speed of the butterfly is faster than that of the Mo. Therefore, after the aging, the surface of the Cu roof (cover) is opened, and the upper Mo layer is easy to cut. In a similar factory, when the covered wiring is applied to the subsequent insulating layer, the covering production is reduced: the product is defective. Therefore, it is necessary to solve the problem. It is difficult to form hundreds of people in such a way that the diffusion of the CU in the Cu Cu 1 method (4) A film with a degree of % and a smooth surface. Therefore, how to integrate with the liquid crystal display manufacturing industry becomes a problem.

IsTa/銅Cu/钽孔這種三層構造是可以考慮的方式。也就是上層组The three-layer construction of IsTa/copper Cu/boring is a consideration. The upper group

Ta當作接觸金屬(c〇ntactmetai)以作為銅以的擴散抑制膜使用下層叙 仏當做與玻璃接觸_著密合層使用。不過,Ta#Cu_刻做法在此會 變成乾_-祕刻-乾_多階段_,其生產成本與配線形狀方面還 有一些有待解決的課題。 【專利文獻1】專利公告2 〇〇 3 —3 5 3 2 2 2號公報(〔23〕〜 %〔3 1〕) 【發明内容】 ' 本發明提供與基板具有咼密著性、低阻抗值且充分防止Cu擴散的高品 、 質配線基板。一種配線基板,包括:一基板;以及一銅配線層,該銅配線 層配置於該基板上方,其中該銅配線層為銅或以銅為主要成分; 一擴散抑制層,該擴散抑制層配置於該銅配線層上部及側面,且該擴散抑 制層為含氮之金屬。其中亦可將一附著密合層配置於該銅配線層之下部, 其中該附著密合層包括金屬或含氮之金屬層;此外,上記銅配線因為要在 該當銅配線上部及側部被覆擴散防止層,所以,斷面最好為梯形形狀。此 1305585Ta is used as a contact metal (c〇ntactmetai) as a diffusion suppressing film for copper. The lower layer is used as a contact with glass. However, the Ta#Cu_ engraving method will become dry _-secret-dry_multi-stage _, and there are still some problems to be solved in terms of production cost and wiring shape. [Patent Document 1] Patent Publication 2 〇〇3 - 3 5 3 2 2 2 ([23] to % [3 1]) [Invention] [The present invention provides a close-contact, low-impedance value with a substrate A high-quality and high-quality wiring substrate that sufficiently prevents Cu from diffusing. A wiring substrate comprising: a substrate; and a copper wiring layer disposed on the substrate, wherein the copper wiring layer is copper or copper as a main component; a diffusion suppression layer, the diffusion suppression layer is disposed on The upper portion and the side surface of the copper wiring layer, and the diffusion suppressing layer is a nitrogen-containing metal. An adhesive adhesion layer may be disposed on the lower portion of the copper wiring layer, wherein the adhesion adhesion layer comprises a metal or a nitrogen-containing metal layer; in addition, the copper wiring is coated on the upper and side portions of the copper wiring. The layer is prevented, so the section is preferably trapezoidal. This 1305585

93042TW 外’該銅配線層在本發明亦可稱為核心金屬。其中該擴散抑制層包括擁有 非晶形(amorpnous)構造的氮化翻M〇N、氮化鈇训。其中制著密合層 包括擁有非晶形構造_ Μ。、氮化翻_、鈦了卜氣化欽抓。 本發明提出-獅成配線基板之方法,其步驟包括:顿一基板; •.沈積-附密合層於絲板上,該附著密合層包括金觀含氮之金屬層; 沈積-敏線層機崎龄層±,其找舰縣為賊_為主要成 .分;圖案化該銅配線層’使其形成—銅配線層圖案;沈積—擴散抑制層, 該擴散抑㈣配置於該銅配線層圖案上且其中該擴散抑㈣為含氮之金屬 •層;圖案化該擴散抑制層,使其分布於該銅配線層圖案之上部與側面。 其中形成轉基板之方法,其巾顧案化散抑㈣的步驟包括: 於該擴散抑制層上塗布-光阻劑;從玻璃基板側將該銅配線層當作光罩進 行背面曝光;將該光阻劑顯影,則該擴散抑制層上有光阻覆蓋區與光阻暴 露區;姓刻該光阻暴露區之該擴散抑制層。 上述形成配線基板之方法,其中蝕刻該附著密合層的步驟,可於該圖 案化銅配闕的侧步斜與触線層__起被侧或者於棚案化該擴散 抑制㈣侧步料無舰抑織—起被侧,或者㈣目案化該概 >抑制層的蝕刻步驟後再行該附著密合層的蝕刻步驟。 上述形成配線基板之方法,其中該附著密合層或該擴散抑制層包括擁 .有非晶形構造的氮化鈦,其中於沈積該附著密合層與該擴散抑制層之步驟 .包括進行一氮氣流量佔氬氣加氮氣的總流量比率為5%〜3〇%之反應性濺鍍 處理之步驟。 上述形成配線基板之方法,其中該附著密合層或該擴散抑制層包括擁有非 晶形構造的氮化鉬。其中於沈積該附著密合層與該擴散抑制層之步驟包括 進行一氮氣流量佔氬氣加氮氣的總流量比率為30%以下之反應性濺鍍處理 之步驟。此外,如果相對於上述佔全濺鍍氣體流量的氮氣流量為〇%時,在 1305585The 93042 TW outer copper wire layer may also be referred to as a core metal in the present invention. The diffusion suppression layer includes a nitrided M〇N and a nitrided nitride having an amorpnous structure. Among them, the adhesive layer is formed to have an amorphous structure _ Μ. Nitriding, _, titanium, and gasification. The invention provides a method for a lion to form a wiring substrate, the method comprising the steps of: depositing a substrate; and depositing and adhering a layer on the wire plate, the adhesion layer comprising a metal layer containing a nitrogen atom; and a deposition-sensitive line The layered layer of the layered layer ±, which looks for the ship county as a thief _ is the main component. The copper wiring layer is patterned to form a copper wiring layer pattern; the deposition-diffusion suppression layer, the diffusion (four) is disposed in the copper The wiring layer pattern and wherein the diffusion (4) is a nitrogen-containing metal layer; the diffusion suppression layer is patterned to be distributed on the upper portion and the side surface of the copper wiring layer pattern. The method for forming a transfer substrate, wherein the step of dispersing the film (4) comprises: applying a photoresist to the diffusion suppression layer; and performing back exposure of the copper wiring layer as a mask from the glass substrate side; When the photoresist is developed, the diffusion suppression layer has a photoresist coverage area and a photoresist exposure area; the diffusion suppression layer of the photoresist exposure area is surnamed. The method for forming a wiring substrate, wherein the step of etching the adhesion layer can be performed on the side step of the patterned copper compound and the side of the contact layer or on the side of the diffusion suppression (four) side step The etching process of attaching the adhesion layer is performed after the etching step of the suppression layer is performed. The method for forming a wiring substrate, wherein the adhesion adhesion layer or the diffusion suppression layer comprises titanium nitride having an amorphous structure, wherein the step of depositing the adhesion adhesion layer and the diffusion suppression layer comprises performing a nitrogen gas The step of reactive sputtering treatment in which the flow rate accounts for 5% to 3% of the total flow rate of argon gas plus nitrogen gas. The above method of forming a wiring substrate, wherein the adhesion adhesion layer or the diffusion suppression layer comprises molybdenum nitride having an amorphous structure. The step of depositing the adhesion adhesion layer and the diffusion suppression layer includes the step of performing a reactive sputtering treatment in which a nitrogen gas flow rate accounts for 30% or less of the total flow rate of the argon gas plus nitrogen gas. In addition, if the flow rate of nitrogen relative to the above-mentioned flow rate of the total sputtering gas is 〇%, at 1305585

93042TW 此情況下進行反應性噴鍍,本說明書就把他定義成,上記擴散防止層及密 著層乃具備非晶形構造的鉬或鈦所形成。配線核心金屬的阻抗得到大幅改 善。此外’即使配線進行積層構造’薄板阻抗(sheet resistivity)也大概可 以減少一半。降低阻抗導致的配線延遲,就可朝向大型高精細化發展,改 善開口率。 【實施方式】 • 以圖1說明本發明之實施型態。本發明乃是可抑制銅擴散的配線基 板,可應用在形成銅配線層的面板特別是液晶顯示面板、有機EL面板等領 %域。如圖1 (a)所示’本發明可抑制銅擴散的配線基板1 〇,包括基板1 2 ’以及在基板1 2上形成金屬或金屬氮化膜構成的附著密合層14,以 及在附著Φ合層上形成的銅配線層16,以及由被覆銅配線層16上部及 側部並完成積層的金屬氮化膜構成的擴散抑制層18 ^除此之外,另一實 施形態如圖1 (b)所示’可抑制本發明銅擴散的配線基板5 〇,也可由一 基板5 2,及於基板5 2之上形成、金屬或金屬氮化膜構成的附著密合層 5 4,以及於附著密合層5 4上形成的銅配線層5 Θ,以及被覆銅配線層 5 6上部而完成積層的擴散抑制層5 8。93042TW In this case, reactive sputtering is carried out. In this specification, it is defined that the diffusion preventing layer and the dense layer are formed of molybdenum or titanium having an amorphous structure. The impedance of the wiring core metal has been greatly improved. In addition, the sheet resistivity can be reduced by half even if the wiring is laminated. By reducing the wiring delay caused by the impedance, it is possible to develop toward large-scale high definition and improve the aperture ratio. [Embodiment] An embodiment of the present invention will be described with reference to Fig. 1 . The present invention is a wiring board capable of suppressing copper diffusion, and can be applied to a panel in which a copper wiring layer is formed, particularly a liquid crystal display panel or an organic EL panel. As shown in Fig. 1 (a), the wiring board 1 可 which suppresses copper diffusion according to the present invention includes a substrate 1 2 ' and an adhesion adhesion layer 14 formed of a metal or a metal nitride film formed on the substrate 12, and is attached. The copper wiring layer 16 formed on the Φ layer and the diffusion suppressing layer 18 formed of the metal nitride film which is laminated on the upper portion and the side portion of the copper wiring layer 16 are formed, and another embodiment is shown in FIG. 1 ( b) the wiring substrate 5 可 which can suppress the copper diffusion of the present invention, or a substrate 5 2 and an adhesion layer 5 4 formed of a metal or metal nitride film formed on the substrate 52, and The copper wiring layer 5 形成 formed on the adhesion layer 504 is adhered, and the diffusion suppression layer 58 which is laminated on the upper portion of the copper wiring layer 615 is completed.

上述基板12或5 2上面,使用可透光玻璃、石英等。以下實施例之 基板12或5 2以玻璃基板為例,本發明並不侷限於玻璃基板亦可使用其 他基板。配線5 6或16的下部'上部或者配線本身,可使用濺鍍等的成 膜方法’使作為金屬膜或金屬氮化膜如鉬Mo、氮化鉬m〇N、鈦Ti、氮化 鈦TiN等之附著密合層1 4或5 4、擴散抑制層1 8或5 8成膜。提供附 著密合層14或5 4乃是增加基板12或5 2與銅配線層16或5 6間的 附著力,同時可防止基板内之離子於製程過程中擴散至銅配線層i 6或5 6内而影響成性質。提供擴散抑制層18或58在防止銅配線層1Θ或5 6成膜後以CVD裝置製備絕緣膜、半導體層時,因銅配線層丄6或5 6熔 1305585On the substrate 12 or 52, light-transmissive glass, quartz or the like is used. The substrate 12 or 52 of the following embodiment is exemplified by a glass substrate, and the present invention is not limited to the glass substrate, and other substrates may be used. The lower portion of the wiring 5 6 or 16 or the wiring itself can be formed as a metal film or a metal nitride film such as molybdenum Mo, molybdenum nitride m〇N, titanium Ti, titanium nitride TiN by a film formation method such as sputtering. The adhesion layer 14 or 5 4 or the diffusion suppression layer 18 or 58 is formed into a film. Providing the adhesion layer 14 or 54 is to increase the adhesion between the substrate 12 or 52 and the copper wiring layer 16 or 56, and to prevent ions in the substrate from diffusing to the copper wiring layer i 6 or 5 during the process. 6 internal influence into nature. Providing the diffusion suppressing layer 18 or 58 to prevent the copper wiring layer 1 or 65 from being formed into a film, and when the insulating film or the semiconductor layer is formed by a CVD apparatus, the copper wiring layer 丄6 or 5 6 is melted 1305585

93042TW 點低造成銅擴散進人絕賴、半導體層,更甚者污染其成職置故需此擴 散抑制層18或5 8以抑制銅配線層之擴散。 造成銅配線層1 6或5 6 _金射的擴散,主要來自接觸層盘銅配 線層界面間之擴散。故本發明配線基板!〇或5〇,為了抑制上述銅擴散, 必須使用具織小且雌非晶形構造的擴散抑制則6或5 6以抑制上述 銅與接觸層之界面間擴散。其中本發明提出以氮化鈦⑽)、氮化(_) 等金屬氮化難财效果’控制這些獅的氮含量,就可做出具備微小且 緻密的非晶形構造且不會和其舰線層或電極層互婦散之概抑制膜丄The 93042TW low point causes the copper to diffuse into the semiconductor layer, and even worse, it is polluting its occupation. This diffusion suppression layer 18 or 58 is required to suppress the diffusion of the copper wiring layer. The diffusion of the copper wiring layer 16 or 5 6 _ gold is mainly caused by the diffusion between the interfaces of the contact layer copper wiring layer. Therefore, the wiring board of the present invention! In order to suppress the above-mentioned copper diffusion, it is necessary to use diffusion suppression of 6 or 5 6 which is a small woven and female amorphous structure to suppress the interfacial diffusion between the copper and the contact layer. The present invention proposes to control the nitrogen content of these lions by titanium nitride (10)), nitriding (_), etc., to control the nitrogen content of these lions, and to make a microscopic and dense amorphous structure without colliding with the ship line. Layer or electrode layer

8 或 5 8 〇 【表1】 以下表1為使用本發明形成如圖1(a)之配線基板1 〇的步驟,分為前 工程步驟1〜7與後卫程步驟8〜u加以說明。 步驟 内容 1 — 洗淨 2 濺錢 MoN 150A Cu 3000A 3 光阻塗布 4 曝光 __ 5 6 溼飯刻 PAN系 7 光阻5¾ 8 9 —----- 10 S5 ~~~ - MoN 500A 光阻塗i - 背面曝光.顯影 13055858 or 5 8 〇 [Table 1] Table 1 below shows the steps of forming the wiring substrate 1 of Fig. 1(a) using the present invention, and the steps 1 to 7 and the guard steps 8 to u are described. Step content 1 - Wash 2 Splash money MoN 150A Cu 3000A 3 Photoresist coating 4 Exposure __ 5 6 Wet meal engraved PAN system 7 Resistor 53⁄4 8 9 —----- 10 S5 ~~~ - MoN 500A photoresist Paint i - back exposure. Development 1305585

93042TW 11 渔1虫刻 PAN系 12 光阻剝離 本發明配線基板1 〇之前工程步驟1〜7,包括(1 )準備玻璃基板1 2 並加以洗淨的步驟,(2 )在基板1 0上面被覆氮化鉬MoN、氮化鈦TiN 等金屬或金屬氮化膜構成的附著密合層14,並在附著密合層14後進行 ’ 銅層(Cu)被覆的步驟,(3 )在銅層(Cu)上面進行光阻劑塗布的步驟, (4)從光阻劑側進行曝光的步驟,照射到基板12之後,光就會對銅層 % (Cu)上面的光阻劑作用。(5)顯影形成銅配線1 6圖案的步驟,(6) 利用PAN系(Phosphoric/Acetic/Nitric ;磷酸.醋酸·硝酸)等蝕刻液進 行銅層之渔姓刻形成鋼配線層1 6圖案的步驟,(7 )剝離光阻劑的步驟。 此外’上述配線基板1 〇的前工程,大致上乃是和傳統上利用鋁(A1) 製造配線基板的製造工程相同,不須引進新裝置。變更點則有二點,也就 是濺鑛的膜種從鋁A1或鋁-斂合金AiNd變成銅Cu時,以及蝕刻配線pAN 系钱刻液的組成改變。 其次,s兑明本發明配線基板之後段工程步驟8〜u。後段工程包括(8 ) •利用離形成由氮化鉬MoN、氮化鈦TiN等金屬氮化膜構成的擴散抑制層 1 8 ’於銅配線層1 6上進行濺鍍的步κ 9 )在擴散抑制層丄8上面進 '行光阻劑塗布的步驟,(1 〇)從玻璃基板側,將銅Cu層當作光罩進行背 •面曝光然後顯減步驟,(丨糊PAN細職進行祕刻附著密合 層1 4與擴散抑制層1 8的步驟,(丄2 )獅光阻劑的步驟。 圖5 (a)、(b)、(c)分別對應上述步驟的(8)、(9)(丄〇)、(丄^ 的本發明配線基板1 〇剖面圖。即圖5 (a)為將前工程所完成之上述步驟 (1) (7)之基板12上完全披覆附著密合層14與定義出銅配線層1 6圖案上雜擴散抑糖丨8如步驟⑻,圖5㈦表示在擴散抑制層 130558593042TW 11 fishing 1 insect PAN system 12 photoresist peeling the wiring substrate 1 of the present invention 〇 before the engineering steps 1 to 7, including (1) preparing the glass substrate 1 2 and washing it, (2) coating the substrate 10 a bonding layer 14 made of a metal such as molybdenum nitride MoN or titanium nitride TiN or a metal nitride film, and a step of coating the copper layer (Cu) after the adhesion layer 14 is adhered, and (3) a layer of copper ( The step of performing the photoresist coating on the Cu layer, and (4) the step of exposing from the photoresist side, after the substrate 12 is irradiated, the light acts on the photoresist on the copper layer % (Cu). (5) a step of developing a copper wiring 16 pattern, and (6) performing an etching solution such as a PAN system (Phosphoric/Acetic/Nitric; phosphoric acid, acetic acid, nitric acid) to form a steel wiring layer 16 pattern. Step, (7) the step of stripping the photoresist. Further, the pre-engineering of the above-mentioned wiring board 1 is basically the same as the manufacturing process of manufacturing a wiring board by aluminum (A1) conventionally, and it is not necessary to introduce a new device. There are two points of change, that is, when the film type of the splash is changed from aluminum A1 or aluminum-arc alloy AiNd to copper Cu, and the composition of the etching wiring pAN is changed. Next, the engineering steps 8 to u in the subsequent stage of the wiring substrate of the present invention are described. The latter stage engineering includes (8) • using a diffusion suppression layer 18 8 formed of a metal nitride film formed of a molybdenum nitride MoN or a titanium nitride TiN on the copper wiring layer 16 to be sputtered. The step of applying the photoresist on the suppression layer 8 is carried out, (1 〇) from the side of the glass substrate, the copper Cu layer is used as a mask for the back surface exposure and then the steps are reduced, (the paste PAN is secretly secreted) The step of attaching the adhesion layer 14 to the diffusion suppression layer 18, and the step of (丄2) the lion photoresist. Figure 5 (a), (b), and (c) correspond to the above steps (8), ( 9) (丄〇), (丄^) The wiring board 1 of the present invention is a cross-sectional view, that is, Fig. 5 (a) is a complete coating and adhesion of the substrate 12 of the above steps (1) and (7) completed by the former engineering. The layer 14 is defined with a copper wiring layer 16 on the pattern of the hetero-diffusion inhibitor 8 as in step (8), and FIG. 5 (s) is shown in the diffusion suppression layer 1305585.

93042TW 1 8上進行光Μ 2 0塗布如步驟⑼,接τ來,進行轉(i 〇 )、(工 1)從玻璃基板12表面侧進行的背面曝光,因為使用背面曝光所以銅配 線層圖案1 6區_曝光級如uv光無法通過而麵配線層圖案區uv 光可通過,故進行光M 2 Q之顯料,使得未照光之航線層圖案丄6 '區留下覆蓋於擴散抑制層1 8上,所以,以PAN系钱刻液進行渔姓刻時,。 •如圖5 (C)如上述將光阻層2⑽影且· PAN系蝴液進行紐刻附著 .密合層1 4與擴散抑制層1 8的腿刻步驟,就可在銅配線層工6上只留 下擴散抑制層18地完成圖案。 •根據上述說明製造完成的本發明配線基〇,其中侧該附著密合層丄 4的步驟,可於該圖案化銅配線層丄6 _刻步驟時與銅配線層工6 一起 被钮刻或者於該圖案化該擴散抑制層18的似彳步驟時與該擴散抑制層1 8-起被姓刻’或者於該冑案化該擴散抑制層χ 刻步驟後再行該附 著密合層14的蝕刻步驟。 (實施例1 ) 改變鈦(Τι)與氮化鈦(TiN)進行反應性雜成膜時的氮氣(ν2)添 加量,再以穿透式電子顯微鏡(ΤΕΜ )進行構造解析。其中不添加氮而成 %膜的欽之中,如圖2 U)所示,可發現柱狀的結晶結構。接下來的反應性 麟之中,在氬(Ar)氣上面添加氮氣(n2),就可改變其結晶構造。氬氣 •與N2氣之比為9 5 : 5時,如圖2⑻所示,上述柱狀結晶結構就會看 . 起來較不顯著。若添加更多的氮氣,讓氬氣與n2氣之比為7 〇 : 3 0,圖 2 (a)的柱狀結晶構造就會消失。此時就可發現類似圖2 (c)緻密、微細 的非晶形構造。 (實施例2) 其次’與實施例1相同’改變反應性濺鍍中的氮氣(N2)添加量,就 可測定成臈的鈦(Ti)、氮化鈦(TiN) 之比阻抗(Resistivity)與表面粗糙度 130558593042TW 1 8 is performed on the light Μ20 coating as step (9), and τ is applied to perform the reverse exposure of (i 〇) and (work 1) from the surface side of the glass substrate 12, because the back wiring is used, the copper wiring layer pattern 1 The 6-zone _exposure level, such as uv light, cannot pass, and the uv light of the surface wiring layer pattern area can pass, so that the light M 2 Q is made of the material, so that the unilluminated route layer pattern 丄 6 ' region is left over the diffusion suppression layer 1 8, so, when the fish is engraved with PAN-based money engraving. • As shown in Fig. 5(C), the photoresist layer 2 (10) and the PAN system are adhered as described above. The step of the adhesion layer 14 and the diffusion suppression layer 18 can be performed in the copper wiring layer 6 The pattern is completed by leaving only the diffusion suppression layer 18. The wiring substrate of the present invention manufactured according to the above description, wherein the step of attaching the adhesion layer 丄4 to the side may be engraved with the copper wiring layer 6 during the patterned copper wiring layer 丄6_etching step When the step of patterning the diffusion-inhibiting layer 18 is similar to the diffusion-suppressing layer, the diffusion-inhibiting layer is etched or after the diffusion-inhibiting layer is etched, the adhesion layer 14 is applied. Etching step. (Example 1) The amount of nitrogen (ν2) added during the reactive hetero-film formation of titanium (Ti) and titanium nitride (TiN) was changed, and structural analysis was carried out by a transmission electron microscope (ΤΕΜ). Among the crystals in which no nitrogen is added to form a % film, as shown in Fig. 2 U), a columnar crystal structure can be found. In the next reactive argon, nitrogen (n2) is added to the argon (Ar) gas to change the crystal structure. When the ratio of argon gas to N2 gas is 9 5 : 5, as shown in Fig. 2 (8), the above columnar crystal structure will be seen. If more nitrogen is added, the ratio of argon to n2 gas is 7 〇 : 3 0, and the columnar crystal structure of Fig. 2 (a) disappears. At this point, a compact, fine amorphous structure similar to Figure 2 (c) can be found. (Example 2) Next, 'the same as in the first embodiment', the specific resistance of titanium (Ti) and titanium nitride (TiN) which are ruthenium can be measured by changing the amount of nitrogen (N2) added during reactive sputtering. With surface roughness 1305585

93042TW (Rms )如g 3所示。以擴散抑制層⑽著密合層來說,可以控制氣氣比例 之方式來控制其比阻抗與表面粗糙度。由圖3中可知気氣比例越高則其比 阻抗越高但其表面粗糙度則越低即越平坦;而且於3 0%左右之氮氣比例 其比阻抗與表面粗糙度為一穩定之值。所以如圖3所示,氤氣流量如果只 占氬氣加氮氣加總流量的5〜3 0%,在此範圍内可充分做出所需阻抗且 ' 平坦的膜。 ' (實施例3) 實方c*例3之中,為了了解擴散抑制性質(barrier)的評價,本實驗在高 %溫高壓之下進行絕緣破壞之可靠度實驗,實驗的條件於溫度1 5 〇它之條 件下,將膜厚1 5 0 〇A的SiN絕緣膜與本次實驗之被測物質置於一電場 作用下’紀錄其SiN絕緣膜被被測物質擴散而導致其絕緣性降低之時間, 為其壽命(Fail time)以模擬其擴散抑制能力。其中將被測物質製備成圓筒形 的面積為1.3 4 6mm2的試片,被測物質使用(Mo)為對照組,實驗組 分別為銅(Cu)單體、氮添加量30% (N2氣體為氬心氣體的3〇%) 的氮化鈦。由圖4可知,氮氣添加量3 0%(氮氣的量只有氬氣的3 〇%) 之氮化鈦’顯示出於不同的電場作用下,均比銅單體佳而且比對照組(M〇) g佳或幾乎與對照組(Mo)同等的性能,並且證明其充分具備抑制擴散的效 果。另一方面,雖然沒有圖示,但氮氣添加量低於5%(氮氣的量只占5 %)的氮化鈦’不太具備抑制擴散的效果。 (實施例4) 如表2所示,傳統Mo/AINd積層構造與本發明實施形態之一的TiN /Cu/Ti積層構造之比較。就兩種構造而言,擴散抑制層及核心金屬(core metal)厚度’分別為5 〇 〇A與3 0 0 0A。此外,TiN/Cu/Ti積層構造 的附著密合層也就是Ή膜厚度,為1 5 0A。 13⑧ 130558593042TW (Rms) is shown as g 3. In the case where the diffusion suppressing layer (10) is in close contact with the layer, the ratio of the gas to the gas can be controlled to control the specific impedance and the surface roughness. It can be seen from Fig. 3 that the higher the ratio of helium, the higher the specific impedance but the lower the surface roughness, that is, the flatter; and the ratio of nitrogen to about 30% is a stable value of the specific impedance and surface roughness. Therefore, as shown in Fig. 3, if the helium flow rate accounts for only 5 to 30% of the total flow rate of argon gas plus nitrogen gas, a film having a desired impedance and a flat film can be sufficiently produced in this range. (Example 3) In the actual c* example 3, in order to understand the evaluation of the diffusion suppression property (barrier), the reliability test of dielectric breakdown under high % temperature and high pressure was carried out in this experiment, and the experimental conditions were at a temperature of 15 Under the condition of this, the SiN insulating film with a film thickness of 150 〇A and the test substance of this experiment were placed under an electric field to record that the SiN insulating film was diffused by the substance to be tested, resulting in a decrease in insulation. Time, its Fail time to simulate its diffusion inhibition ability. The test substance was prepared into a cylindrical test piece with an area of 1.3 4 6 mm 2 , and the test substance was (Mo) used as a control group, and the experimental group was respectively a copper (Cu) monomer, and the nitrogen addition amount was 30% (N 2 gas). It is a titanium nitride of 3 〇% of argon gas. As can be seen from Fig. 4, the nitrogen addition amount of 30% (the amount of nitrogen is only 3% of argon) of titanium nitride shows that it is better than the copper monomer and is better than the control group under the action of different electric fields (M〇 g is good or almost equivalent to the control (Mo), and it is proved to have sufficient effect of inhibiting diffusion. On the other hand, although not shown, titanium nitride having a nitrogen addition amount of less than 5% (the amount of nitrogen is only 5%) does not have an effect of suppressing diffusion. (Example 4) As shown in Table 2, a conventional Mo/AINd laminate structure was compared with a TiN/Cu/Ti laminate structure according to one embodiment of the present invention. For both configurations, the diffusion suppression layer and the core metal thickness ' are 5 〇 〇 A and 30,000 A, respectively. In addition, the adhesion adhesion layer of the TiN/Cu/Ti laminate structure is also the thickness of the ruthenium film, which is 150 Å. 138 1305585

93042TW 【表2】 Mo/AINd TiN/Cu/Ti Top Mo TiN Resistivity [Ε—6Ω . cm] 20 200 Thickness [A] 500 500 Core AlNd2% Cu Resistivity [Ε—6Ω · cm] 4.8 2.2 Thickness [A] 3000 3000 Bottom — Ti Resistivity [Ε—6Ω · cm] 0 200 Thickness [A] 0 150 Sheet Resistivity [m Ω /□] 153.8 73.2 根據表2,核心金屬為AINd時,比阻抗為4 . 8以〇cm。相對的,如 果核心金屬疋Cu,比阻抗就是2 . 2 y Qcm。如此一來,配線核心金屬的 比阻抗就會大幅改善。另外,即使把配線當作基層構造,薄板阻抗也會減 少大概一半。Mo/AINd的配線,其薄板阻抗為i 5 4ιηΩ/口 ,相對的, %使用本發明基層構造τwTi,只有7 3□,同樣地較Μ〇/Α· 低。 針對以上與本發明有關、可抑制銅擴散的配線基板,雖然以實施例做 了-兒明’但本發明的配線基板並沒有局限在上述實施例之中。核心金屬乃 疋以銅Cu <以銅Cu為主成份的核心金屬層,而擴散抑制層及附著密合層 在MoN或TiN任何一者之中形成皆可。 本心月乃可防止銅擴散配線基板針之實施型態,主要是以配線 基板1⑽行· ’但本發籠縣板並祕定上記實施雜,也可包含 上述配線基板5 〇等其他形態。 14 ⑧ )1305585 「―————93042TW [Table 2] Mo/AINd TiN/Cu/Ti Top Mo TiN Resistivity [Ε—6Ω . cm] 20 200 Thickness [A] 500 500 Core AlNd2% Cu Resistivity [Ε—6Ω · cm] 4.8 2.2 Thickness [A] 3000 3000 Bottom — Ti Resistivity [Ε—6Ω · cm] 0 200 Thickness [A] 0 150 Sheet Resistivity [m Ω /□] 153.8 73.2 According to Table 2, when the core metal is AINd, the specific impedance is 4.8 〇cm . In contrast, if the core metal is Cu, the specific impedance is 2. 2 y Qcm. As a result, the specific impedance of the wiring core metal is greatly improved. In addition, even if the wiring is used as a base structure, the sheet resistance is reduced by about half. The wiring of Mo/AINd has a sheet resistance of i 5 4ιηΩ/port. In contrast, % uses the base layer structure τwTi of the present invention, which is only 7 3 □, and is similarly lower than Μ〇/Α·. The wiring board according to the above-described invention and capable of suppressing the diffusion of copper has been described by way of example, but the wiring board of the present invention is not limited to the above embodiment. The core metal is a core metal layer of copper Cu < copper Cu as a main component, and the diffusion suppression layer and the adhesion adhesion layer are formed in either MoN or TiN. In the present invention, it is possible to prevent the implementation of the copper diffusion wiring board needle, and it is mainly to use the wiring board 1 (10) row and the main body of the wiring board 1 (10), but the wiring board 5 〇 or the like may be included. 14 8 ) 1305585 "―————

• 93042TW 竹尹-.1邱3曰修正替換I 另外,本發明可防止銅擴散配線基板的、配線積層構造的各層厚度, 並不侷限於上記實施例4提到的厚度。各層厚度沒有特別限定,因此,上 記積層構造各層厚度比也沒有特別限定。 本發·線基板5⑽製造工程,與上記配線基板i 程大略相 • 同。亦即,本發明配線基板5 0的前工程(2 ),以MoN、Ti、TiN、Ti等 .金屬或金屬氮化膜構成的密著層5 4被覆,然後密著層5 4上面被覆銅層 (〇〇 5 6 ’在這個銅層上面進—步用M〇N、TiN#金屬或金屬氮化膜緊 緊地積層擴散抑制層5 8。接下來,經由上記前工程(3 )〜(7 ),就可 φ得到如圖1 (b)所示、本發明之配線基板5 〇。 除此之外,本發明在不脫離其主旨的範圍之内,可以由各該業者根據 自己的專業知識,進行改良、修正與變更。 銅配線層構成的配線基板特別是液晶電視或個人電腦螢幕及其他顯示 器使用的配線基板,都可應用本發明的成果。 【圖式簡單說明】 【圖1】(a) 75是與本發明有關、可抑制銅擴散的配線基板、形成鋼配線 籲層的部分剖面圖。⑻乃是與本發明的另一種型態有關、可抑制鋼擴散的 配線基板、形成銅配線層的部分剖面圖。 •【圖2】藉由穿透式電子顯微鏡(TEM)拍攝配線構造剖面圖的解析照片, (a)乃是反應性濺錢之中不添加氮(N2)而成膜的擴散抑制㈦乃是反 應陡濺鍍之中’錢與氮氣之比為g 5 : 5而成膜的擴散抑制層⑷乃是 反應性麟之中,氬氣與氮氣之比為7 〇 : 3 〇而成膜的擴散抑制層。 【圖3】改變氬氣與氮氣之比而成膜的擴散抑制層,其比阻抗及表面粗縫 度(R™5)測定值晝成的圖表。 【圖4】乃絕緣破壞壽命試驗之中,被檢測物質是銅(㈤單體、氮化欽 15; r 1305585• 93042TW Takeuchi-.1 Qiu 3曰 Correction Replacement I In addition, the present invention can prevent the thickness of each layer of the wiring-layered structure of the copper diffusion wiring board, and is not limited to the thickness mentioned in the above-mentioned Example 4. The thickness of each layer is not particularly limited, and therefore, the thickness ratio of each layer of the laminated structure is not particularly limited. The manufacturing process of the present invention and the wiring board 5 (10) is roughly the same as that of the wiring board i. That is, the pre-engineering (2) of the wiring substrate 50 of the present invention is covered with an adhesion layer 504 made of a metal or a metal nitride film of MoN, Ti, TiN, Ti, etc., and then the copper layer is coated on the adhesion layer 504. The layer (〇〇5 6 'in this copper layer is stepped on with M〇N, TiN# metal or metal nitride film to tightly laminate the diffusion suppression layer 58. Next, through the above-mentioned work (3)~( 7), the wiring board 5 of the present invention as shown in Fig. 1(b) can be obtained by φ. In addition, the present invention can be made by each of the companies according to their own expertise without departing from the scope of the invention. Knowledge, improvement, correction, and change. The wiring board made of a copper wiring layer, especially the wiring board used for a liquid crystal television, a personal computer screen, and other displays, can apply the result of this invention. [FIG. 1] (a) 75 is a partial cross-sectional view of a wiring board capable of suppressing copper diffusion and forming a steel wiring layer, and (8) is a wiring board which can suppress the diffusion of steel according to another aspect of the present invention. Partial cross-sectional view of the copper wiring layer. • [Fig. 2] An analytical photograph of a cross-section of the wiring structure was taken by a transmission electron microscope (TEM). (a) It is a diffusion suppression of a film formed by adding no nitrogen (N2) during reactive splashing (7). 'The ratio of money to nitrogen is g 5 : 5 The diffusion-inhibiting layer (4) is a reactive inhibitor. The ratio of argon to nitrogen is 7 〇: 3 〇 The diffusion-suppressing layer is formed. 】 Change the ratio of argon to nitrogen to form a diffusion suppression layer of the film, which is a graph of the impedance and surface roughness (RTM5) measured value. [Fig. 4] In the dielectric breakdown life test, it is detected. The substance is copper ((5) monomer, nitrided 15; r 1305585

93042TW (ΤιΝ ’ %氣體只佔Ar氣體的3 〇%)、鉬(M〇)電極情況下,根據輸入 各被檢測物質的絕緣破壞壽命與各被制物質電場毅_晝成的圖表。 【圖5】(a)乃與本發财關、可抑細擴散的配線基板、製造步驟⑻ 之2配線層形成部分的剖關。⑻乃與本發明有關、可抑制銅擴散的 _、製程步驟(1 0 )之中細己線層形成部分的剖面圖。(c)乃與 =相、可抑_散_基板、製_ ( i i )之巾細己線層 $成部分的剖面圖。 【圖6】不良之配線結構之圖。 【符號說明】 1〇、5 0 :配線基板 12、5 2 ·基板 14、5 4 :附著密合層 16、56 :銅配線層(核心金屬) 18、5 8 :擴散抑制層 2 0 :光阻層93042TW (ΤιΝ ‘% gas accounts for only 33% of Ar gas) and molybdenum (M〇) electrode, according to the input insulation failure life of each test substance and the electric field of each material. [Fig. 5] (a) is a cross-section of the wiring layer forming portion of the present invention, the wiring layer which can suppress the fine diffusion, and the wiring layer of the manufacturing step (8). (8) is a cross-sectional view showing a portion in which the thin layer is formed in the process step (10) which is related to the present invention and which suppresses the diffusion of copper. (c) is a cross-sectional view of the portion of the thin layer of the film with the = phase, the suppressable _ _ _ substrate, and the _ ( i i ). [Fig. 6] A diagram of a defective wiring structure. DESCRIPTION OF SYMBOLS 1〇, 5 0 : Wiring board 12 and 5 2 · Substrate 14 and 5 4 : Adhesive adhesion layer 16 and 56 : Copper wiring layer (core metal) 18 , 5 8 : Diffusion suppression layer 2 0 : Light Resistance layer

Claims (1)

、I3〇5585, I3〇5585 93042TW 十、申請專利範圍: h —種配線基板,包括: 一基板,以及 一銅配線層’該銅配線層配置於該基板上方,其中該銅配線層為鋼 或以銅為主要成分;93042TW X. Patent application scope: h-type wiring substrate, comprising: a substrate, and a copper wiring layer, wherein the copper wiring layer is disposed above the substrate, wherein the copper wiring layer is steel or copper as a main component; 一擴散抑制層’ 3亥擴散抑制層配置於該铜配線層上部及側面,且兮 擴散抑制層為含氮之金屬’其中該擴散抑制層與該銅配線層形成一梯形剖 面結構。 2·—種配線基板,包括: 一基板;以及 一銅配線層,該銅配線層配置於該基板上方,其中該銅配線層為銅 或以銅為主要成分; 一附著密合層配置於該銅配線層之下部,其中該附著密合層包括金 屬或含氮之金屬層; 一擴散抑制層,該擴散抑制層配置於該銅配線層上部及側面,且該 擴散抑制層為含氮之金屬,其中該擴散抑制層、該附著密合層與該銅配線 層形成一梯形剖面結構。 3.根據申請專利範圍1或申請專利範圍2所述之配線基板,其中該擴散抑 制層包括擁有非晶形(amorpnous)構造的氮化鋼MoN、I化欽TiN。 4·根據申請專利範圍2所述之配線基板,其中該附著密合層包括擁有非晶 形構造的鉬Mo、氮化鉬m〇N、鈦Ti、1化鈦ΉΝ。 17 1305585 93042TW 5. —種形成配線基板之方法,其步驟包括: 準備一基板; 沈積一附著密合層於該基板上,該附著密合層包括金屬或含氮之金 屬層; 沈積一銅配線層於該附著密合層上,其中該銅配線層為銅或以銅為 主要成分; 圖案化該銅配線層,使其形成一銅配線層圖案;A diffusion suppression layer '3H diffusion suppression layer is disposed on the upper and side faces of the copper wiring layer, and the 扩散 diffusion suppression layer is a nitrogen-containing metal' wherein the diffusion suppression layer and the copper wiring layer form a trapezoidal cross-sectional structure. A wiring board comprising: a substrate; and a copper wiring layer disposed on the substrate, wherein the copper wiring layer is copper or copper as a main component; and an adhesion layer is disposed on the substrate a lower portion of the copper wiring layer, wherein the adhesion adhesion layer comprises a metal or a nitrogen-containing metal layer; a diffusion suppression layer disposed on an upper portion and a side surface of the copper wiring layer, and the diffusion suppression layer is a nitrogen-containing metal The diffusion suppression layer, the adhesion adhesion layer and the copper wiring layer form a trapezoidal cross-sectional structure. 3. The wiring substrate according to claim 1 or claim 2, wherein the diffusion inhibiting layer comprises a nitrided steel MoN having an amorphous structure, and a TiN. The wiring board according to claim 2, wherein the adhesion adhesion layer comprises molybdenum Mo, molybdenum nitride m〇N, titanium Ti, and titanium iodide having an amorphous structure. 17 1305585 93042TW 5. A method for forming a wiring substrate, the method comprising: preparing a substrate; depositing an adhesion layer on the substrate, the adhesion layer comprising a metal or a metal layer containing nitrogen; depositing a copper wiring a layer on the adhesion layer, wherein the copper wiring layer is copper or copper as a main component; the copper wiring layer is patterned to form a copper wiring layer pattern; 沈積一擴散抑制層,該擴散抑制層配置於該銅配線層圖案上且其中 該擴散抑制層為含氮之金屬層; 圖案化該擴散抑制層,使其分布於該銅配線層圖案之上部與侧面, 其中圖案化之該擴散抑制層與該銅配線層圖案形成一梯形剖面結構。 6.根據中請專職圍5所述之方法,其中棚案化該擴散抑繼的步驟包 括: 於該擴散抑制層上塗布一光阻劑; 從玻璃基板側將該銅配線層當作光罩進行背面曝光; 將該光阻細f彡,_滅抑㈣上有絲覆蓋區與練暴露區; 蝕刻該光阻暴露區之該擴散抑制層。 7·根據申請專利範圍5所述之方法,其中_該附著密合層的步驟,可於 該圖案化銅配線層的_步料與舰線層—起被侧或者於韻案化該 擴散抑制層的_轉時與該擴散抑繼—起被_,或者於棚案化該 擴散抑制層_辭驟後再行_著密合層_刻步驟。 18 1305585 93042TW 8_根據申凊專利範圍5所述之方法,其中該附著密合層或該擴散抑制層包 括擁有非晶形構造的I化欽。 9. 根據申請專利範圍8所述之方法,其中於沈積該附著密合層與該擴散抑 •制層之步驟包括進行一氮氣流量佔氬氣加氮氣的總流量比率為5%〜30。/〇之 , 反應性丨賤鍍處理之步驟。 10. 根據申請專利範圍5所述之方法’其中該附著密合層或該擴散抑制層包 |括擁有非晶形構造的氮化鉬。 11. 根據申請專利範圍10所述之方法,其中於沈積該附著密合層與該擴散 抑制層之步驟包括進行一氮氣流量佔氬氣加氮氣的總流量比率為3〇%以下 之反應性濺鑛處理之步驟。 12. 根據申請範圍1所述之配線基板,其中該銅配線層之該側面係一傾斜表 面。Depositing a diffusion suppression layer disposed on the copper wiring layer pattern and wherein the diffusion suppression layer is a nitrogen-containing metal layer; patterning the diffusion suppression layer to be distributed over the copper wiring layer pattern a side surface, wherein the patterned diffusion suppression layer and the copper wiring layer pattern form a trapezoidal cross-sectional structure. 6. The method of claim 5, wherein the step of diffusing the diffusion inhibiting comprises: coating a photoresist on the diffusion inhibiting layer; using the copper wiring layer as a mask from the side of the glass substrate Performing backside exposure; thinning the photoresist, _ suppressing (4) the silk coverage area and the exposed area; etching the diffusion suppression layer of the photoresist exposed area. 7. The method of claim 5, wherein the step of attaching the adhesion layer is performed by the side of the patterned copper wiring layer and the layer of the ship layer The _transition time of the layer and the diffusion suppression are initiated by _, or after the scatter of the diffusion suppression layer _ after the _ _ close layer _ engraving step. The method of claim 5, wherein the adhesion adhesion layer or the diffusion suppression layer comprises an amorphous structure. 9. The method of claim 8, wherein the step of depositing the adhesion layer and the diffusion inhibiting layer comprises performing a nitrogen flow rate of 5% to 30% of the total flow rate of the argon gas plus nitrogen. /〇, the step of reactive rhodium plating. 10. The method according to claim 5, wherein the adhesion layer or the diffusion suppression layer comprises a molybdenum nitride having an amorphous structure. 11. The method according to claim 10, wherein the step of depositing the adhesion adhesion layer and the diffusion suppression layer comprises performing a reactive sputtering with a nitrogen flow rate of 3% or less of a total flow rate of argon gas plus nitrogen gas. The steps of mine treatment. 12. The wiring substrate according to claim 1, wherein the side surface of the copper wiring layer is an inclined surface. 13.根據申請範圍丨所述之配線基板,其中該基板與形成在該側面之該擴散 抑制層之間形成一純角。 H.根據申請範® 1所述之配線基板,其中該擴散抑制層是一爪光可穿透 材料。 1913. The wiring substrate according to the application scope, wherein the substrate forms a pure angle with the diffusion suppressing layer formed on the side surface. H. The wiring substrate of claim 1, wherein the diffusion inhibiting layer is a claw light permeable material. 19
TW94102407A 2004-01-29 2005-01-26 A wiring substrate and method using the same TWI305585B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004020683A JP2005217088A (en) 2004-01-29 2004-01-29 Wiring on circuit board and wiring forming method
JP2004020676A JP4394466B2 (en) 2004-01-29 2004-01-29 Method of manufacturing array substrate capable of preventing copper diffusion

Publications (2)

Publication Number Publication Date
TW200538800A TW200538800A (en) 2005-12-01
TWI305585B true TWI305585B (en) 2009-01-21

Family

ID=34904527

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94102407A TWI305585B (en) 2004-01-29 2005-01-26 A wiring substrate and method using the same

Country Status (2)

Country Link
JP (1) JP4394466B2 (en)
TW (1) TWI305585B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102308330A (en) * 2009-02-10 2012-01-04 夏普株式会社 Connection terminal and display device with the connection terminal

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101544663B1 (en) * 2012-01-26 2015-08-17 가부시키가이샤 제이올레드 Thin film transistor array apparatus and el display apparatus using same
KR102477984B1 (en) * 2015-12-11 2022-12-15 삼성디스플레이 주식회사 Liquid crystal display and manufacturing method of that
JP7331799B2 (en) * 2020-07-20 2023-08-23 トヨタ自動車株式会社 Method for manufacturing all-solid-state battery

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102308330A (en) * 2009-02-10 2012-01-04 夏普株式会社 Connection terminal and display device with the connection terminal

Also Published As

Publication number Publication date
JP2005217087A (en) 2005-08-11
TW200538800A (en) 2005-12-01
JP4394466B2 (en) 2010-01-06

Similar Documents

Publication Publication Date Title
TWI249070B (en) Electronic device, method of manufacture of the same, and sputtering target
JP4247772B2 (en) Wiring, thin film transistor substrate using the same, manufacturing method thereof, and liquid crystal display device
EP0457328B1 (en) Active matrix structure for liquid crystal display elements
US20070228575A1 (en) Wiring material and wiring board using the same
KR20080037296A (en) Thin film transistor substrate and method for manufacturing the same
WO2006117954A1 (en) Al-Ni-B ALLOY WIRING MATERIAL AND ELEMENT STRUCTURE USING THE SAME
TW200533787A (en) Etching composition for laminated film including reflective electrode and method for forming laminated wiring structure
KR950008931B1 (en) Manufacturing method of display pannel
TWI305585B (en) A wiring substrate and method using the same
US20050224977A1 (en) Wiring substrate and method using the same
WO2008047667A1 (en) Multilayer film for wiring and wiring circuit
JP4657882B2 (en) Element structure of display device
CN112951845A (en) Array substrate
CN111834446B (en) Thin film transistor, manufacturing method thereof, array substrate and display panel
JPH04302436A (en) Thin-film semiconductor element and manufacture thereof
JP4738705B2 (en) Wiring material and wiring board using the same
TWI393785B (en) Al-ni-based alloy wiring electrode material
JP2005258115A (en) Thin film transistor type substrate, thin film transistor type liquid crystal display and manufacturing method of thin film transistor type substrate
JP4593551B2 (en) Electronic device substrate, method for manufacturing the same, and electronic device
WO2010143609A1 (en) Method for producing electronic device, electronic device, semiconductor device, and transistor
JP2000147550A (en) Active matrix substrate
TWI326492B (en) Method for manufacturing thin film transistor and gate electrode of thin film transistor
JPH0883965A (en) Electrode-buried board and its manufacture
JPS612360A (en) Semiconductor device
KR20060063688A (en) A etchant composition for metal layer

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees