TWI265455B - Integrated data processor - Google Patents

Integrated data processor

Info

Publication number
TWI265455B
TWI265455B TW94112693A TW94112693A TWI265455B TW I265455 B TWI265455 B TW I265455B TW 94112693 A TW94112693 A TW 94112693A TW 94112693 A TW94112693 A TW 94112693A TW I265455 B TWI265455 B TW I265455B
Authority
TW
Taiwan
Prior art keywords
integrated data
data processor
execution
memory
processor
Prior art date
Application number
TW94112693A
Other languages
English (en)
Other versions
TW200638264A (en
Inventor
Yang-Ming Shr
Pei-Liang Gung
Original Assignee
King Billion Electronics Co Lt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by King Billion Electronics Co Lt filed Critical King Billion Electronics Co Lt
Priority to TW94112693A priority Critical patent/TWI265455B/zh
Application granted granted Critical
Publication of TWI265455B publication Critical patent/TWI265455B/zh
Publication of TW200638264A publication Critical patent/TW200638264A/zh

Links

Landscapes

  • Advance Control (AREA)
TW94112693A 2005-04-21 2005-04-21 Integrated data processor TWI265455B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW94112693A TWI265455B (en) 2005-04-21 2005-04-21 Integrated data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW94112693A TWI265455B (en) 2005-04-21 2005-04-21 Integrated data processor

Publications (2)

Publication Number Publication Date
TWI265455B true TWI265455B (en) 2006-11-01
TW200638264A TW200638264A (en) 2006-11-01

Family

ID=38122230

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94112693A TWI265455B (en) 2005-04-21 2005-04-21 Integrated data processor

Country Status (1)

Country Link
TW (1) TWI265455B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8782648B2 (en) 2007-10-19 2014-07-15 Mstar Semiconductor, Inc. Information processing system and related method thereof
CN106227684A (zh) * 2016-08-03 2016-12-14 中国电子科技集团公司第三十八研究所 一种高性能dsp访存流水线及其实现方法

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9645820B2 (en) 2013-06-27 2017-05-09 Intel Corporation Apparatus and method to reserve and permute bits in a mask register
US20170177362A1 (en) * 2015-12-22 2017-06-22 Intel Corporation Adjoining data element pairwise swap processors, methods, systems, and instructions

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8782648B2 (en) 2007-10-19 2014-07-15 Mstar Semiconductor, Inc. Information processing system and related method thereof
CN106227684A (zh) * 2016-08-03 2016-12-14 中国电子科技集团公司第三十八研究所 一种高性能dsp访存流水线及其实现方法
CN106227684B (zh) * 2016-08-03 2019-06-04 中国电子科技集团公司第三十八研究所 一种高性能dsp访存流水线电路及其实现方法

Also Published As

Publication number Publication date
TW200638264A (en) 2006-11-01

Similar Documents

Publication Publication Date Title
JP4986431B2 (ja) プロセッサ
US20020169942A1 (en) VLIW processor
TW200739420A (en) Unified non-partitioned register file for a digital signal processor operating in an interleaved multi-threaded environment
EP1562109B1 (en) Thread id propagation in a multithreaded pipelined processor
GB2441665A (en) Primitives to enhance thread-level speculation
EP1562108A1 (en) Program tracing in a multithreaded processor
TW200707284A (en) Forward looking branch target address caching
KR20010109354A (ko) 프로세서내의 기록 트래픽을 감소시키는 시스템 및 방법
TW200703105A (en) System and method for handling multi-cycle non-pipelined instruction sequencing
ATE484792T1 (de) Behandlung von vordecodierungsfehlern über zweigkorrektur
WO2012078735A3 (en) Performing function calls using single instruction multiple data (simd) registers
KR20090042294A (ko) 마이크로프로세서 내부의 다수의 레지스터 유닛들을 결합하기 위한 방법 및 시스템
US11513804B2 (en) Pipeline flattener with conditional triggers
WO2006094196A3 (en) Method and apparatus for power reduction in an heterogeneously- multi-pipelined processor
US20240036876A1 (en) Pipeline protection for cpus with save and restore of intermediate results
TWI265455B (en) Integrated data processor
TW200746657A (en) Arithmethic logic and shifting device for use in a processor
TW200703097A (en) Processor and method of indirect register read and write operations
TW200741536A (en) Computer having dynamically-changeable instruction set in real time
WO2006075286A3 (en) A processor and its instruction issue method
JP4607958B2 (ja) プロセッサおよびプログラム変換装置
CA2657168A1 (en) Efficient interrupt return address save mechanism
WO2012061416A1 (en) Methods and apparatus for a read, merge, and write register file
JP2009516254A (ja) 命令を実行するための処理システムおよび方法
US8966230B2 (en) Dynamic selection of execution stage

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees