ATE484792T1 - Behandlung von vordecodierungsfehlern über zweigkorrektur - Google Patents

Behandlung von vordecodierungsfehlern über zweigkorrektur

Info

Publication number
ATE484792T1
ATE484792T1 AT05824715T AT05824715T ATE484792T1 AT E484792 T1 ATE484792 T1 AT E484792T1 AT 05824715 T AT05824715 T AT 05824715T AT 05824715 T AT05824715 T AT 05824715T AT E484792 T1 ATE484792 T1 AT E484792T1
Authority
AT
Austria
Prior art keywords
instruction
decoded
cache
ecoding
via branch
Prior art date
Application number
AT05824715T
Other languages
English (en)
Inventor
Rodney Wayne Smith
Brian Michael Stempel
James Norris Dieffenderfer
Jeffrey Todd Bridges
Thomas Andrew Sartorius
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ATE484792T1 publication Critical patent/ATE484792T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
    • G06F9/30152—Determining start or end of instruction; determining instruction length
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/382—Pipelined decoding, e.g. using predecoding

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Error Detection And Correction (AREA)
AT05824715T 2004-11-22 2005-11-18 Behandlung von vordecodierungsfehlern über zweigkorrektur ATE484792T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/995,858 US7415638B2 (en) 2004-11-22 2004-11-22 Pre-decode error handling via branch correction
PCT/US2005/041850 WO2006057907A2 (en) 2004-11-22 2005-11-18 Pre-decode error handling via branch correction

Publications (1)

Publication Number Publication Date
ATE484792T1 true ATE484792T1 (de) 2010-10-15

Family

ID=35976475

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05824715T ATE484792T1 (de) 2004-11-22 2005-11-18 Behandlung von vordecodierungsfehlern über zweigkorrektur

Country Status (11)

Country Link
US (1) US7415638B2 (de)
EP (1) EP1836560B1 (de)
JP (1) JP4585005B2 (de)
KR (1) KR100909163B1 (de)
CN (1) CN100495321C (de)
AT (1) ATE484792T1 (de)
CA (1) CA2587915C (de)
DE (1) DE602005024178D1 (de)
IL (1) IL183283A0 (de)
RU (1) RU2367004C2 (de)
WO (1) WO2006057907A2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7302619B1 (en) * 2004-07-06 2007-11-27 Mindspeed Technologies, Inc. Error correction in a cache memory
FR2910144A1 (fr) * 2006-12-18 2008-06-20 St Microelectronics Sa Procede et dispositif de detection errones au cours de l'execution d'un programme.
US7747839B2 (en) 2008-01-23 2010-06-29 Arm Limited Data processing apparatus and method for handling instructions to be executed by processing circuitry
US7917735B2 (en) * 2008-01-23 2011-03-29 Arm Limited Data processing apparatus and method for pre-decoding instructions
US9075622B2 (en) * 2008-01-23 2015-07-07 Arm Limited Reducing errors in pre-decode caches
US7925866B2 (en) * 2008-01-23 2011-04-12 Arm Limited Data processing apparatus and method for handling instructions to be executed by processing circuitry
US8347067B2 (en) * 2008-01-23 2013-01-01 Arm Limited Instruction pre-decoding of multiple instruction sets
US8037286B2 (en) * 2008-01-23 2011-10-11 Arm Limited Data processing apparatus and method for instruction pre-decoding
US7925867B2 (en) * 2008-01-23 2011-04-12 Arm Limited Pre-decode checking for pre-decoded instructions that cross cache line boundaries
EP2549376B1 (de) * 2011-07-22 2019-03-13 Telefonaktiebolaget LM Ericsson (publ) Verfahren und Vorrichtung zur Verzweigungsvorhersage
JP5843804B2 (ja) 2013-03-25 2016-01-13 株式会社東芝 演算装置およびエラー処理方法
US9940262B2 (en) 2014-09-19 2018-04-10 Apple Inc. Immediate branch recode that handles aliasing
CN110059390B (zh) * 2019-04-10 2022-12-09 中科寒武纪科技股份有限公司 待测器件验证装置及相关产品
CN110059391B (zh) * 2019-04-10 2022-12-09 中科寒武纪科技股份有限公司 待测器件验证装置及相关产品
CN110261758B (zh) * 2019-06-10 2021-09-21 中科寒武纪科技股份有限公司 待测器件验证装置及相关产品
CN117891513B (zh) * 2023-12-29 2024-11-29 北京微核芯科技有限公司 基于微指令高速缓存的分支指令的执行方法和装置

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04257948A (ja) * 1991-02-13 1992-09-14 Fujitsu Ltd キャッシュメモリ、該キャッシュメモリを備えたシステムおよび該システムにおける命令デコード方式
JPH06266556A (ja) * 1993-03-15 1994-09-22 Fujitsu Ltd データ処理装置
DE69715280T2 (de) * 1996-03-25 2003-08-07 Sun Microsystems, Inc. Verfahren zur Sprungvorhersage in einem mehrstufigen Cachespeichersystem
FR2749652B1 (fr) * 1996-06-07 1998-08-21 Schlumberger Ind Sa Procede de mesure du temps de propagation d'un signal acoustique dans un fluide par passage a zero dudit signal acoustique
US5850532A (en) * 1997-03-10 1998-12-15 Advanced Micro Devices, Inc. Invalid instruction scan unit for detecting invalid predecode data corresponding to instructions being fetched
US5913047A (en) * 1997-10-29 1999-06-15 Advanced Micro Devices, Inc. Pairing floating point exchange instruction with another floating point instruction to reduce dispatch latency
US6108773A (en) 1998-03-31 2000-08-22 Ip-First, Llc Apparatus and method for branch target address calculation during instruction decode
US6092182A (en) * 1998-06-24 2000-07-18 Advanced Micro Devices, Inc. Using ECC/parity bits to store predecode information
US6260134B1 (en) * 1998-11-02 2001-07-10 Advanced Micro Devices, Inc. Fixed shift amount variable length instruction stream pre-decoding for start byte determination based on prefix indicating length vector presuming potential start byte
US6460132B1 (en) * 1999-08-31 2002-10-01 Advanced Micro Devices, Inc. Massively parallel instruction predecoding
US6631463B1 (en) * 1999-11-08 2003-10-07 International Business Machines Corporation Method and apparatus for patching problematic instructions in a microprocessor using software interrupts
US6502185B1 (en) * 2000-01-03 2002-12-31 Advanced Micro Devices, Inc. Pipeline elements which verify predecode information
US6804799B2 (en) * 2001-06-26 2004-10-12 Advanced Micro Devices, Inc. Using type bits to track storage of ECC and predecode bits in a level two cache
US6816962B2 (en) * 2002-02-25 2004-11-09 International Business Machines Corporation Re-encoding illegal OP codes into a single illegal OP code to accommodate the extra bits associated with pre-decoded instructions
US6952754B2 (en) * 2003-01-03 2005-10-04 Intel Corporation Predecode apparatus, systems, and methods

Also Published As

Publication number Publication date
IL183283A0 (en) 2007-09-20
WO2006057907A3 (en) 2006-12-14
US7415638B2 (en) 2008-08-19
KR20070086589A (ko) 2007-08-27
CN100495321C (zh) 2009-06-03
DE602005024178D1 (de) 2010-11-25
CA2587915A1 (en) 2006-06-01
WO2006057907A2 (en) 2006-06-01
JP4585005B2 (ja) 2010-11-24
CA2587915C (en) 2010-09-28
US20060123326A1 (en) 2006-06-08
RU2007123362A (ru) 2008-12-27
EP1836560A2 (de) 2007-09-26
CN101103333A (zh) 2008-01-09
JP2008521141A (ja) 2008-06-19
KR100909163B1 (ko) 2009-07-23
EP1836560B1 (de) 2010-10-13
RU2367004C2 (ru) 2009-09-10

Similar Documents

Publication Publication Date Title
IL183283A0 (en) Pre-decode error handling via branch correction
US7962725B2 (en) Pre-decoding variable length instructions
JP5889986B2 (ja) 実行された命令の結果を選択的にコミットするためのシステムおよび方法
TW200707284A (en) Forward looking branch target address caching
IL185594A0 (en) Power saving methods and apparatus to selectively enable cache bits based on known processor state
WO2011068975A3 (en) Dynamic code insertion and removal for static analysis based sandboxes
ATE463788T1 (de) Datenverarbeitungseinheit für anweisungen in geschachtelten schleifen
WO2008016849A3 (en) Method and apparatus for prefetching non-sequential instruction addresses
SG126072A1 (en) Dual thread processor
WO2007118154A3 (en) System and method for checking the integrity of computer program code
FR2970099B1 (fr) Procede de chargement d'un code d'au moins un module logiciel
GB2430289A (en) Selective execution of deferred instructions
CN101535951A (zh) 用于辨识子例程调用的方法及设备
TW200508967A (en) Method and data processor with reduced stalling due to operand dependencies
TW200703105A (en) System and method for handling multi-cycle non-pipelined instruction sequencing
WO2007089927A3 (en) Collapsible front-end translation for instruction fetch
KR20100087357A (ko) 절차 리턴 시퀀스들을 가속하기 위한 방법 및 시스템
WO2006094196A3 (en) Method and apparatus for power reduction in an heterogeneously- multi-pipelined processor
ATE450001T1 (de) Selektives durchführen von abrufvorgängen für speicheroperationen während der spekulativen ausführung
JP2015535634A5 (de)
US20220308888A1 (en) Method for reducing lost cycles after branch misprediction in a multi-thread microprocessor
TW200741536A (en) Computer having dynamically-changeable instruction set in real time
TW200703097A (en) Processor and method of indirect register read and write operations
WO2006075286A3 (en) A processor and its instruction issue method
TWI265455B (en) Integrated data processor

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties