TW200638264A - Integrated data processor - Google Patents

Integrated data processor

Info

Publication number
TW200638264A
TW200638264A TW094112693A TW94112693A TW200638264A TW 200638264 A TW200638264 A TW 200638264A TW 094112693 A TW094112693 A TW 094112693A TW 94112693 A TW94112693 A TW 94112693A TW 200638264 A TW200638264 A TW 200638264A
Authority
TW
Taiwan
Prior art keywords
integrated data
data processor
execution
memory
processor
Prior art date
Application number
TW094112693A
Other languages
Chinese (zh)
Other versions
TWI265455B (en
Inventor
yang-ming Shi
pei-liang Gong
Original Assignee
King Billion Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by King Billion Electronics Co Ltd filed Critical King Billion Electronics Co Ltd
Priority to TW94112693A priority Critical patent/TWI265455B/en
Application granted granted Critical
Publication of TW200638264A publication Critical patent/TW200638264A/en
Publication of TWI265455B publication Critical patent/TWI265455B/en

Links

Landscapes

  • Advance Control (AREA)

Abstract

The present invention provides an integrated data processor, which combines the functions of microprocessor (MCU) and digital signal processor (DSP), and employs the innovative instruction set and pipeline parallel processing architecture; wherein, the pipeline parallel processing is to intentionally execute the read-out/write-in operations at different stages, so as to complete the execution of one instruction with a single cycle, and fetch an operand from the memory, and write back the operation result after execution to the memory, so as to improve the operational efficiency of the processor.
TW94112693A 2005-04-21 2005-04-21 Integrated data processor TWI265455B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW94112693A TWI265455B (en) 2005-04-21 2005-04-21 Integrated data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW94112693A TWI265455B (en) 2005-04-21 2005-04-21 Integrated data processor

Publications (2)

Publication Number Publication Date
TW200638264A true TW200638264A (en) 2006-11-01
TWI265455B TWI265455B (en) 2006-11-01

Family

ID=38122230

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94112693A TWI265455B (en) 2005-04-21 2005-04-21 Integrated data processor

Country Status (1)

Country Link
TW (1) TWI265455B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI575447B (en) * 2013-06-27 2017-03-21 英特爾公司 Apparatus and method to reverse and permute bits in a mask register
TWI818894B (en) * 2015-12-22 2023-10-21 美商英特爾股份有限公司 Adjoining data element pairwise swap processors, methods, systems, and instructions

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI357257B (en) 2007-10-19 2012-01-21 Mstar Semiconductor Inc Information processing system and related method t
CN106227684B (en) * 2016-08-03 2019-06-04 中国电子科技集团公司第三十八研究所 A kind of High Performance DSP memory access flow line circuit and its implementation

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI575447B (en) * 2013-06-27 2017-03-21 英特爾公司 Apparatus and method to reverse and permute bits in a mask register
US9645820B2 (en) 2013-06-27 2017-05-09 Intel Corporation Apparatus and method to reserve and permute bits in a mask register
US10209988B2 (en) 2013-06-27 2019-02-19 Intel Corporation Apparatus and method to reverse and permute bits in a mask register
US10387148B2 (en) 2013-06-27 2019-08-20 Intel Corporation Apparatus and method to reverse and permute bits in a mask register
US10387149B2 (en) 2013-06-27 2019-08-20 Intel Corporation Apparatus and method to reverse and permute bits in a mask register
TWI818894B (en) * 2015-12-22 2023-10-21 美商英特爾股份有限公司 Adjoining data element pairwise swap processors, methods, systems, and instructions

Also Published As

Publication number Publication date
TWI265455B (en) 2006-11-01

Similar Documents

Publication Publication Date Title
JP4986431B2 (en) Processor
US20020169942A1 (en) VLIW processor
TW200739420A (en) Unified non-partitioned register file for a digital signal processor operating in an interleaved multi-threaded environment
EP1562109B1 (en) Thread id propagation in a multithreaded pipelined processor
GB2441665A (en) Primitives to enhance thread-level speculation
MX2007013394A (en) Register files for a digital signal processor operating in an interleaved multi-threaded environment.
EP1562108A1 (en) Program tracing in a multithreaded processor
KR20010109354A (en) System and method for reducing write traffic in processors
TW200703105A (en) System and method for handling multi-cycle non-pipelined instruction sequencing
ATE484792T1 (en) HANDLING PRE-ECODING ERRORS VIA BRANCH CORRECTION
WO2012078735A3 (en) Performing function calls using single instruction multiple data (simd) registers
US20240036876A1 (en) Pipeline protection for cpus with save and restore of intermediate results
TWI265455B (en) Integrated data processor
TW200746657A (en) Arithmethic logic and shifting device for use in a processor
TW200703097A (en) Processor and method of indirect register read and write operations
TW200741536A (en) Computer having dynamically-changeable instruction set in real time
WO2006075286A3 (en) A processor and its instruction issue method
JP4607958B2 (en) Processor and program conversion apparatus
CA2657168A1 (en) Efficient interrupt return address save mechanism
WO2012061416A1 (en) Methods and apparatus for a read, merge, and write register file
JP2009516254A (en) Processing system and method for executing instructions
US8966230B2 (en) Dynamic selection of execution stage
Kim et al. Design of high-performance 32-bit embedded processor
Lee et al. ODALRISC: A small, low power, and configurable 32-bit RISC processor
Lozano et al. A deeply embedded processor for smart devices

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees