TWI225989B - A peripheral interface circuit for an I/O node of a computer system - Google Patents

A peripheral interface circuit for an I/O node of a computer system Download PDF

Info

Publication number
TWI225989B
TWI225989B TW91123176A TW91123176A TWI225989B TW I225989 B TWI225989 B TW I225989B TW 91123176 A TW91123176 A TW 91123176A TW 91123176 A TW91123176 A TW 91123176A TW I225989 B TWI225989 B TW I225989B
Authority
TW
Taiwan
Prior art keywords
bus
packet
command
peripheral device
circuit
Prior art date
Application number
TW91123176A
Other languages
English (en)
Chinese (zh)
Inventor
Tahsin Askar
Larry D Hewitt
Eric G Chambers
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/093,146 external-priority patent/US6725297B1/en
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of TWI225989B publication Critical patent/TWI225989B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
TW91123176A 2001-10-15 2002-10-08 A peripheral interface circuit for an I/O node of a computer system TWI225989B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US97853401A 2001-10-15 2001-10-15
US10/093,146 US6725297B1 (en) 2001-10-15 2002-03-07 Peripheral interface circuit for an I/O node of a computer system

Publications (1)

Publication Number Publication Date
TWI225989B true TWI225989B (en) 2005-01-01

Family

ID=26787193

Family Applications (1)

Application Number Title Priority Date Filing Date
TW91123176A TWI225989B (en) 2001-10-15 2002-10-08 A peripheral interface circuit for an I/O node of a computer system

Country Status (6)

Country Link
EP (1) EP1436709B1 (OSRAM)
JP (1) JP4391820B2 (OSRAM)
CN (1) CN100524264C (OSRAM)
DE (1) DE60211006T2 (OSRAM)
TW (1) TWI225989B (OSRAM)
WO (1) WO2003034240A1 (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI461899B (zh) * 2006-12-13 2014-11-21 Globalfoundries Us Inc 用以減緩ｃｒｃ負擔之命令封包包裝

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6839784B1 (en) * 2001-10-15 2005-01-04 Advanced Micro Devices, Inc. Control unit of an I/O node for a computer system including a plurality of scheduler units each including a plurality of buffers each corresponding to a respective virtual channel
WO2004081805A1 (en) * 2003-03-10 2004-09-23 Uhs Systems Pty Ltd A dedicated communications system and interface
JP5125885B2 (ja) * 2008-08-26 2013-01-23 セイコーエプソン株式会社 データ入出力装置
US11360920B2 (en) * 2020-08-31 2022-06-14 Micron Technology, Inc. Mapping high-speed, point-to-point interface channels to packet virtual channels

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5187780A (en) * 1989-04-07 1993-02-16 Digital Equipment Corporation Dual-path computer interconnect system with zone manager for packet memory
DE4290570T1 (OSRAM) * 1991-03-04 1993-04-01 Motorola, Inc., Schaumburg, Ill., Us
US5983291A (en) * 1996-09-24 1999-11-09 Cirrus Logic, Inc. System for storing each of streams of data bits corresponding from a separator thereby allowing an input port accommodating plurality of data frame sub-functions concurrently

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI461899B (zh) * 2006-12-13 2014-11-21 Globalfoundries Us Inc 用以減緩ｃｒｃ負擔之命令封包包裝

Also Published As

Publication number Publication date
EP1436709A1 (en) 2004-07-14
JP4391820B2 (ja) 2009-12-24
CN100524264C (zh) 2009-08-05
EP1436709B1 (en) 2006-04-26
JP2005505856A (ja) 2005-02-24
DE60211006T2 (de) 2006-11-30
WO2003034240A1 (en) 2003-04-24
DE60211006D1 (de) 2006-06-01
CN1639698A (zh) 2005-07-13

Similar Documents

Publication Publication Date Title
US6745272B2 (en) System and method of increasing bandwidth for issuing ordered transactions into a distributed communication system
CN110309526B (zh) 用于可配置从端点电路的外围互连
US6950438B1 (en) System and method for implementing a separate virtual channel for posted requests in a multiprocessor computer system
CN108205510B (zh) 数据处理
US6834314B1 (en) Method and apparatus for reordering packet transactions within a peripheral interface circuit
US7865652B2 (en) Power control by a multi-port bridge device
US6938094B1 (en) Virtual channels and corresponding buffer allocations for deadlock-free computer system operation
CN101430652A (zh) 片内网络以及片内网络软件流水线操作方法
JP2021522611A (ja) Ｉ／ｏマスタとｃｐｕとの間の最適化されたデータ共有を可能にするための順序付けられた書き込みスタッシュの高性能なストリーミング
US7443869B2 (en) Deadlock avoidance queuing mechanism
US20030095557A1 (en) Response virtual channel for handling all responses
US7962676B2 (en) Debugging multi-port bridge system conforming to serial advanced technology attachment (SATA) or serial attached small computer system interface (SCSI) (SAS) standards using idle/scrambled dwords
CN103441915B (zh) 信息处理装置及其操作方法
US6757755B2 (en) Peripheral interface circuit for handling graphics responses in an I/O node of a computer system
JP4906226B2 (ja) マルチプロセッサコンピュータシステムにおいて、ポストされたリクエストのための別個のバーチャルチャネルを実現するためのシステムおよび方法
CN112136118A (zh) 数据处理网络中的传输协议
JP4391820B2 (ja) コンピュータシステムのｉ／ｏノードのための周辺インターフェイス回路
CN107533526A (zh) 经由具有完全连接网格拓扑的pci express结构向存储写入数据
JP2001067298A (ja) ハブ及びポート・アーキテクチャーを有する転送制御装置における低速ポートについての障害を防止するための書込み要求キューの使用
WO2016095340A1 (zh) 数据发送成功的确认方法及装置
KR20060009292A (ko) 분할 프로토콜 전송 방법 및 프로세싱 시스템
KR20050021351A (ko) 컴퓨터 시스템의 ｉ/ｏ 노드를 위한 주변 인터페이스 회로

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees