552671 五、發明說明(1) 本發明係一種具石夕/矽鍺層基底之淺溝槽隔離結構形 成方法,、特別有關於利用在矽鍺層所形成之偽(pseud〇)基 底上形成矽層,而在此矽/矽鍺基底形成淺溝槽隔離結構 之製造方法。 隔離半導體元件(semic〇nductQr elements isolation)如電晶體等,一般可藉由局部矽氧化法 (LOCOS)或淺溝槽隔離結構(sn :shall〇w isolation)達成’其中淺溝槽隔離結構通常形成於兩個主 動區間,並以一隔離物質填滿該溝槽。由於使用淺溝槽隔 離技術可避免以局部矽氧化法(L〇c〇s)隔離所造成之輪廓 不平坦(topographical irreguUrities)的問題,及因以 氮化矽層做罩幕而產生氧化層侵入(encr〇achment)主動區 之鳥嘴效應(bird’s beak effect),因此,使用淺溝槽隔 離結構除可具有較咼之封裝密度(package density),尚 有較大平坦度(planarity)及良好之隔離品質等優點。 傳統上,乂溝槽隔離結構(如美國專利第6 1 9 & 2 8 5 & 以及6 1 1 0 7 9 3號所揭露)係由蝕刻矽基底而形成之淺溝槽 隔離結構。然而,隨著閘極元件尺寸的縮小化,要使金曰氧 半場效電晶體(M0SFET )元件能在低操作電壓下,具有高 趨動電流和高速的效能是相當困難的。因此,許多人在努 力哥求改善金氧半場效電晶體元件之效能的方法。 利用應變引發的能帶結構變型來增加載子的遷移率, 以增加場效電晶體的趨動電流,可改善場效電晶體元件之 效能,且此種方法已被應用於各種元件中。當石夕M〇SFET元552671 V. Description of the invention (1) The present invention relates to a method for forming a shallow trench isolation structure with a stone / silicon-germanium layer substrate, and particularly relates to forming silicon on a pseudo substrate formed by a silicon-germanium layer. Layer, and a manufacturing method of forming a shallow trench isolation structure on the silicon / silicon germanium substrate. Isolation semiconductor elements (semiconductor Qr elements isolation) such as transistors, etc., can generally be achieved by local silicon oxidation (LOCOS) or shallow trench isolation structure (sn: shall isolation) where the shallow trench isolation structure is usually formed In the two active sections, the trench is filled with an isolation substance. The use of shallow trench isolation technology can avoid the problems of topographical irreguurities caused by local silicon oxide (LoCos) isolation, and the intrusion of oxide layers due to the use of a silicon nitride layer as a mask (Encr0achment) bird's beak effect in the active area. Therefore, in addition to using shallow trench isolation structure, in addition to having a relatively high package density, there is still greater planarity and good Isolation quality and other advantages. Traditionally, a trench-isolated structure (as disclosed in U.S. Patent Nos. 6 1 & 2 8 5 & and 6 1 10 7 9) is a shallow trench isolation structure formed by etching a silicon substrate. However, with the reduction in the size of the gate element, it is quite difficult to make the gold oxygen field-effect transistor (MOSFET) element with high actuating current and high speed under low operating voltage. Therefore, many people are trying to find a way to improve the performance of metal-oxide half-field-effect transistor devices. Strain-induced band structure modification is used to increase the mobility of carriers to increase the actuating current of the field effect transistor, which can improve the performance of the field effect transistor element, and this method has been applied to various elements. When Shi Xi M0SFET Yuan
552671 五 、發明說明(2) ::通道處於拉伸應變的情況時,可增加電子及:^ dtJ:二本發明提供-淺溝槽形成方法,„ /石夕錯Λpseudo)基底上形成石夕層,:,用 子較大?Λ 溝槽隔離結構;由於鍺(⑷传此矽 卞季乂大之金屬,將之摻雜於矽之係一種原 他之:鍺層薄m,使得後來遙晶之=較為鬆 本發明之淺溝槽形成方法,至少而杈伸。 底;沉…錯層於半導體基底么:成提供 :之硬’形成前述之石夕“夕鍺層基底;•供1了 某:更:幕層於矽/矽鍺層基底,以定義出前述圖案 ^中之次溝槽隔離區;姓刻該石夕/石夕錯層基底-層 2以(工繼混合(Π)漠化氫氣體、議其气么槽’ ?源,施行電漿#刻;在溝槽側壁形成襯墊層:u二為麵 心沉積介電層’將該等溝槽填滿;施行—平坦化 移除5亥等溝槽外部之介電層,完二 淺溝槽隔離區。 、/ /缚盾基底的 本發明之功效在於,提供一可增加電子及電 次溝槽隔離結構,並可對蝕刻淺溝槽之深度及卢 好控制。 俅付則良 實施例: 請參閱第1〜6圖,說明本發明實施例製造流程。 首先,由第1圖,提供一半導體基底丨〇〇,例如一矽美 底或是一絕緣層上有矽之基底,在此基底丨〇〇上,以化學&552671 V. Description of the invention (2) :: When the channel is under tensile strain, electrons can be increased and: ^ dtJ: II. The present invention provides a method for forming shallow trenches. The layer is larger, Λ trench isolation structure; due to germanium (which is a large metal of silicon, it is doped in silicon. It is a kind of original: the germanium layer is thin m, which makes the remote crystal = The method for forming shallow trenches according to the present invention is relatively loose, at least while extending. Bottom; Shen ... Is the wrong layer on the semiconductor substrate: Provided by: Hardness to form the above-mentioned Shixi "XiGe layer substrate; : More: The curtain layer is on the silicon / silicon-germanium layer substrate to define the second trench isolation region in the aforementioned pattern ^; the last name is Xishi / Shixi Bilayer Substrate-Layer 2 with (Work-Mixed (Π) Desert The source of hydrogen gas, the gas channel, and the plasma are etched; a gasket layer is formed on the sidewall of the trench: u2 is a face-centered dielectric layer to fill the trenches; The dielectric layer outside the trenches, such as 5H, is removed to complete the two shallow trench isolation regions. // The effect of the invention of the shield substrate is to provide a Adding electronic and electrical trench isolation structure, and can control the depth and thickness of the shallow trench etched. Example of Fu Zeliang: Please refer to Figures 1 to 6 to explain the manufacturing process of the embodiment of the present invention. FIG. 1 provides a semiconductor substrate such as a silicon substrate or a substrate with silicon on an insulating layer. On this substrate, a chemical &
552671 五、發明說明(3) 氣相沉積(CVD )之磊晶(epitaxy )方式 、 例含有石夕與鍺原子之氣體(例如,SiH4, GeH^l適當比 入置有前述基底1〇〇之空腔内,形成較 軋體,導 如Si"、。層"。,㈣與鍺之比例可y二之:夕錯(例 移率做適當調整;再其次,以同樣之 、:之電子遷 石夕之氣體,成長一層石夕層12〇於碎鍺層丨^:法’通入僅有 石夕錯厚度範圍分別為5〇〜3〇〇入與4〇〇〇 :層,及 再❺芩閱第2圖,接著形成一具有型樣之 0〇 A。 做為後續蝕刻步驟之擋罩。其中,硬罩 幕層130 Γ:ΓΓΛ5:0Α 5 此硬罩幕層13G較佳是由下而上依序由氧切。且 化石夕//本化或氧切/氮切/氮氧切所組成乳 例,ΐΐ=:二氧 厭r Q + ,. …乳化法形成,或是以習知的常 c)或低屢化學氣相沉積法( : r=:“position ;lpcvd)沉積而 ^ ^ ^夕層可利用低壓化學氣相沉積法 ^ ,以厂氯矽烷(s 1 c丨2%)與氨氣(νη3)為反應原料沉 ’以一光阻罩幕覆蓋住後續欲形成主動元件 、I、1播氮化石夕層與氧化石夕層進行乾餘刻,以露出後續 之淺溝槽隔離區域。 J後’請參閱第3圖’沿著硬遮幕層13〇敍刻後所遺留 之輪廓,蝕刻矽層1 2〇與矽鍺層丨丨〇至一預定深度,以形成 淺溝槽140 °其中L夕層120與石夕鍺層11G可利用混以 第6頁 0503-8059TWF ; TSMC2001-1670 ; Rita.ptd 552671 五、發明說明(4) "一"_ 多種乳體所形成之餘刻源以低、中或高密度電漿之非等向 性#,f法以移除之;而所需混入之上述蝕刻源,除須包 含有氧氣外、,更需混入氯氣、溴化氫或至少其中之一,同 時亦:在所述混合氣體中選擇性地混入氟化氮(評3 )、峡氣化物氣體(Cx Fx )等氣體增加蝕刻速率或有效控 制#刻之》朱度及輪廓,亦可以加入氦氣、氬氣或氮氣作為 載氣’例如在車父佳實施例中,可以利用高密度電漿蝕刻, 依下表之芩數,混合蝕刻源氣體: 參數 流量比 流量(seem) 功率(W) 壓力〇Torr) 监度(V) 氣體種類\^ HBr:Cli:〇2 150:30:40 150:30:4 200-1500 5-150 20-80 HBr:02 30~1〇 30:1-10:1 200-1500 5-150 20~80 Ch:〇2 20-5 20:1-5:1 200-1500 5-150 20~80 I虫刻碎層1 2 0與石夕錯層丨丨〇達到預定深度完成後,形成淺溝 槽140,深度範圍約可以為2500〜5000人。 完成後之淺溝槽1 4 0,接著,如第4圖所示,在溝槽 140内壁形成概塾層(lining layer)150,其中此概塾層 1 5 0可以施行一熱氧化程序,用以成長一薄的熱氧化層覆 蓋在溝槽1 4 0的侧壁上,其厚度約為1 8 0 A。 接下來,如第5圖所示,填充介電層1 6 0於溝槽内,例 如,可使用03和TEOS當作反應物,施行一次常壓化學氣相 沈積(APCVD )程序,或以高密度電漿所沈積的氧化矽552671 V. Description of the invention (3) Epitaxy method of vapor deposition (CVD), for example, a gas containing Shi Xi and germanium atoms (for example, SiH4, GeH ^ l is appropriately mixed into the substrate 100) In the cavity, a relatively rolled body is formed, such as Si ", layer ". The ratio of ytterbium to germanium can be y: erroneous (for example, the rate of migration should be adjusted appropriately; then, the same,: Move the gas of Shixi, grow a layer of Shixi layer 120 in the broken germanium layer. ^: Method 'access only Shixi fault thickness range is 50 ~ 300mm and 4000: layer, and then Review the second figure, and then form a 0A with a pattern. It is used as a cover for subsequent etching steps. Among them, the hard mask layer 130 Γ: ΓΓΛ5: 0A 5 The hard mask layer 13G is preferably composed of From bottom to top, it is sequentially cut by oxygen. And the milk is composed of fossil evening // localization or oxygen cutting / nitrogen cutting / nitrogen oxygen cutting, ΐΐ =: dioxin r Q +,.... Conventional c) or low-repeated chemical vapor deposition (: r =: "position; lpcvd) is used to deposit ^ ^ ^ layers can be used low-pressure chemical vapor deposition ^, to plant chlorosilane (s 1 c 丨2%) Ammonia gas (νη3) is used as a reaction raw material, and a photoresist mask is used to cover the subsequent active elements, I, 1 nitride layer and oxide layer, and dry etching is performed to expose the subsequent shallow trench isolation. After the J, please refer to FIG. 3, following the outline left after the hard mask layer 13 is etched, the silicon layer 120 and the silicon germanium layer are etched to a predetermined depth to form a shallow trench. 140 ° Wherein the LX layer 120 and the ShiXi germanium layer 11G can be used. Page 6 0503-8059TWF; TSMC2001-1670; Rita.ptd 552671 V. Description of the invention (4) " 一 " _ formed by a variety of milk bodies In the rest of the time, the source is anisotropic #, f method of low, medium or high density plasma to remove it; and the above-mentioned etching source to be mixed must not only contain oxygen, but also chlorine, bromine Hydrogen hydride or at least one of them, and at the same time: selectively mixing nitrogen fluoride (comment 3), isthmus gas (Cx Fx) and other gases into the mixed gas to increase the etching rate or effectively control # 刻 之》 朱Degree and profile, you can also add helium, argon or nitrogen as the carrier gas. In order to use high-density plasma etching, the etching source gas is mixed according to the following table: Parameter flow ratio flow rate (seem) power (W) pressure 〇Torr) monitoring degree (V) gas type \ ^ HBr: Cli: 〇2 150: 30: 40 150: 30: 4 200-1500 5-150 20-80 HBr: 02 30 ~ 1〇30: 1-10: 1 200-1500 5-150 20 ~ 80 Ch: 〇2 20-5 20 : 1-5: 1 200-1500 5-150 20 ~ 80 I Insect fragmented layer 1 2 0 and Shixi staggered layer 丨 丨 〇 After the predetermined depth is completed, a shallow trench 140 is formed, and the depth range can be about 2500 ~ 5000 people. After the completion of the shallow trench 1 4 0, as shown in FIG. 4, a lining layer 150 is formed on the inner wall of the trench 140. The lining layer 1 50 can be subjected to a thermal oxidation process using A thin thermal oxide layer is grown on the sidewall of the trench 140, and its thickness is about 180 A. Next, as shown in FIG. 5, the dielectric layer is filled in the trench 160. For example, 03 and TEOS can be used as reactants, and an atmospheric pressure chemical vapor deposition (APCVD) process can be performed, or Silicon oxide deposited by density plasma
0503-8059TWF ; TSMC2001-1670 ; Rita.ptd 第7頁 552671 五、發明說明(5) — (HDP-SiOd,形成一氧化層16〇,以填滿淺溝槽14〇並覆蓋 在硬罩幕層1 30表面上,得到如圖中所示之元件隔離區才f 造’其具有良好的溝槽填充性質。 最後,如第6圖所示,施以一平坦化程序,例如化學 機械研磨(CMP)或回蝕(etch back)製程,移除溝槽 1 40外部多餘之介電層丨6〇,完成此淺溝槽隔離區製程。胃 本奄明之淺溝槽形成方法,利用在石夕鍺層所形成之偽 (pseudo)基底上形成矽層,而在此矽/矽鍺基底形成淺溝 槽結構,可增加電子及電洞遷移率,並已本發明之蝕刻配 方及電漿蝕刻方式可對蝕刻淺溝槽之深度及圖案得到良好 控制。 本發明雖以較佳實施例揭露如上,然其並非用以限定 士發明,任何熟習此項技藝者,纟不脫離本發明之精神和 犯圍内,當可作些許之更動與潤飾,因此 圍當視後附之申請專利範圍所界定者為準。 保。隻犯0503-8059TWF; TSMC2001-1670; Rita.ptd Page 7 552671 V. Description of the invention (5) — (HDP-SiOd, an oxide layer 16 is formed to fill the shallow trench 140 and cover the hard cover curtain layer On the surface, a device isolation region as shown in the figure is obtained, and it has good trench filling properties. Finally, as shown in FIG. 6, a planarization process such as chemical mechanical polishing (CMP) is performed. ) Or etch back process, remove the excess dielectric layer outside the trench 1 40, 60, and complete this shallow trench isolation region process. The method of forming shallow trenches, which is inherently bright, uses germanium in stone. A silicon layer is formed on a pseudo substrate formed by the layers, and a shallow trench structure is formed on the silicon / silicon-germanium substrate, which can increase electron and hole mobility, and the etching formula and plasma etching method of the present invention can be used. The depth and pattern of the etched shallow trenches are well controlled. Although the present invention is disclosed above in the preferred embodiment, it is not intended to limit the invention of the scholar. Anyone skilled in this art will not depart from the spirit and guilty of the present invention. Inside, when you can make a few changes and retouching, so Subject to the scope of the attached patent application.
552671 圖式簡單說明 為讓本發明之上述和其他目的、特徵、和優點能更明 顯易懂,下文特舉出較佳實施例,並配合所附圖式,作詳 細說明如下: 第卜6圖係本發明實施例製造流程剖面示意圖。 符號說明: 100〜基底; 1 1 0〜砂鍺層; 1 2 0〜矽層; 1 3 0〜硬罩幕層; 140〜溝槽; 1 5 0〜概塾層; 1 60〜介電層。552671 Brief description of the drawings In order to make the above and other objects, features, and advantages of the present invention more comprehensible, the following describes the preferred embodiments and the accompanying drawings in detail, as follows: FIG. 6 It is a schematic cross-sectional view of a manufacturing process according to an embodiment of the present invention. Explanation of symbols: 100 ~ substrate; 1 10 ~ sand germanium layer; 120 ~ silicon layer; 130 ~ hard cover curtain layer; 140 ~ trench; 150 ~ general layer; 1 60 ~ dielectric layer .
0503-8059TWF ; TSMC2001-1670 ; Rita.ptd 第9頁0503-8059TWF; TSMC2001-1670; Rita.ptd page 9