TW552507B - Bridge device - Google Patents

Bridge device Download PDF

Info

Publication number
TW552507B
TW552507B TW89121406A TW89121406A TW552507B TW 552507 B TW552507 B TW 552507B TW 89121406 A TW89121406 A TW 89121406A TW 89121406 A TW89121406 A TW 89121406A TW 552507 B TW552507 B TW 552507B
Authority
TW
Taiwan
Prior art keywords
bus
controllers
pci
bridge
patent application
Prior art date
Application number
TW89121406A
Other languages
Chinese (zh)
Inventor
Akito Nagae
Nobutaka Nakamura
Yoshio Enokido
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of TW552507B publication Critical patent/TW552507B/en

Links

Abstract

A PCI-PCI bridge (300) has two controllers of a P-PCI bridge (300a) and an S-PCI bridge (300b) for connecting a PCI bus (2) and a PCI bus (3) of parallel transmission lines through a serial transmission line. These two controllers have the same configuration and are respectively provided with configuration registers (304a) and (304b) for storing the environment setting information to specify the operating environment of PCI-PCI bridge (300). In addition, on the basis of a select signal applied from the outside, both two controllers suitably and efficiently manage to access the configuration registers (304a) and (304b).

Description

552507 A7 B7 五、發明說明(1 ) 【發明之背景】 (請先閱讀背面之注意事項再填寫本頁) 本發明係關於將複數位元寬度之並聯傳輸路所構成之 2個匯流排間經由串聯傳輸路連接之電橋裝置,尤其關於 管理儲存有規定自裝置之動作環境所用之環境資訊之組態 暫存器之電橋裝置。 近年,開發有種種攜帶容易可由電池動作之筆記型個 人電腦。又,在這種個人電腦之中,具有爲了擴充其機能 ,視其需要構成爲可安裝擴充單元者。爲了從個人電腦本 體內之可有效地利用擴充單元之資源,就必須連接電腦本 體內之匯流排與擴充單元內之匯流排。藉此匯流排之連接 ,就可將擴充單元內之匯流排上之裝置與電腦本體內之裝 置同樣使用。 經濟部智慧財產局員工消费合作社印製 於最近之個人電腦,使用許多PCI ( Peripheral Conponent Interconnect )匯流排。因此,電腦本體與擴充 單元間之匯流排連接,通常係將具有相當於P C I匯流排 之訊號線群數目之多數針腳之對接(docking )用連接器分 別裝設於電腦本體側與擴充單元側,經由此對接用連接器 進行兩者之P C I匯流排以物理性連接。 第1圖係用來說明於習知電腦系統之電腦本體與擴充 單元間之匯流排連接情形之圖。 如第1圖所示,於習知之電腦系統,在電腦本體 1 0 0側,只有安裝於擴充單元時,將P C I匯流排(初 級)2裝設在導出於電氣性對接用連接器外所用之開關 1 5,在另方擴充單元2 0 0側,藉裝設P C I匯流排( 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -4- 552507 A7 B7 五、發明說明(2 ) 初級)2與P C I匯流排(次級)3在雙向連接所用之 PCI - PCI電橋16,PCI匯流排(初級)2上之 裝置爲存取於P C I匯流排(次級)3上之裝置,及 P C I匯流排(次級)3上之裝置就可存取於P C I匯流 排(初級)2上之裝置。 然而,於這種構成,安裝對接用連接器因需要許多面 積,所以,阻礙電腦本體之小型化·薄型化,又,因必須 對準電腦本體側與擴充單元側之各個安裝位置,所以,將 對於物理性框體構造加以制約。 · 因像這樣,於最近,提案有爲了將電腦本體與擴充單 元間以訊號線少之纜線連接,將爲了連接2個P C I匯流 排間之電橋裝置(P C I - P C I電橋),分割爲分別連 接於2個P C I匯流排之物理性相異之2個控制器,將這 些2個控制器間以串聯傳輸路連接。又,從防止系統資源 之浪費使用或防止資源管理之複雜化等層次上,此電橋裝 置係被認識爲推薦包含從C P U之其他裝置係建構成爲單 一控制器。 然而,關於被分割爲此物理性相異之2個控制器之邏 輯性單一電橋裝置,當然,其動作環境之設定也以單一電 橋裝置進行。亦即,將此邏輯性單一之電橋裝置作爲對象 之組態周期(configuration cycle )爲不分別向物理性相異 之2個控制器個別地發行。然而,隨伴此,儲存規定自裝 置之動作環境所用之環境設定資訊之組態暫存器若只設於 2個控制器之一方時,將產生對於另方之控制器’裝設對 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閲讀背面之注意ί項再填寫本頁) - I I I l· — — I ·1111111· ^^ · 經濟部智慧財產局員工消費合作社印製 -5- 552507 A7 B7 五、發明說明(3 ) 方控制器之組態暫存器,必須頻繁地參照經由串聯傳輸路 ’可能發生導致對應之延遲,或系統性能之顯著降低。 【發明之槪要】 因此,本發明之目的,係提供一種電橋裝置,將分別 設於物理性相異之2個控制器,儲存規定自裝置之動作環 境之環境設定資訊之組態暫存器,可適當且有效率地管理 〇 依據本發明之一觀點,係提供一種電橋裝置,其特徵 爲具有,第1及第2控制器:分別連接於以並聯傳輸路所 構成之第1及第2匯流排,上述第1及第2匯流排一方之 匯流排上之裝置爲可存取於另方匯流排經由串聯傳輸路互 相傳達交易(transaction )物理性爲相異,在上述第1及 第2控制器,個別裝設儲存規定自裝置之動作環境所需之 環境設定資訊。 於上述電橋裝置,也可以爲具備: 輸入裝置··上述各個第1及第2控制器,係輸入表示 本身是連接於第1及第2匯流排之那一進行動作之選擇訊 號, 控制裝置:依據此所輸入之選擇訊號,以控制對於上 述組態暫存器之存取。 於上述電橋裝置,也可以具有:各個上述第1及第2 控制器,係由上述所輸入之選擇訊號成爲本身爲連接於第 1匯流排而動作中,將對於上述組態暫存器之存取交易從 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ----------丨_丨01^ — (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製552507 A7 B7 V. Description of the invention (1) [Background of the invention] (Please read the precautions on the back before filling out this page) The present invention relates to the use of two buses formed by parallel transmission paths with multiple bit widths. The bridge device connected in series transmission path is particularly related to the bridge device which manages the configuration register which stores the environmental information required for the operation environment of the device. In recent years, various portable personal computers have been developed that can be easily operated by batteries. In addition, in such personal computers, in order to expand the functions thereof, there are those who can be configured to install an expansion unit as needed. In order to effectively utilize the resources of the expansion unit from the body of the personal computer, it is necessary to connect the bus in the body of the computer and the bus in the expansion unit. Through the connection of the bus, the devices on the bus in the expansion unit can be used in the same way as the devices in the computer itself. Printed on the nearest personal computer by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs, using many PCI (Peripheral Conponent Interconnect) buses. Therefore, the busbar connection between the computer body and the expansion unit is usually a docking connector with a plurality of pins equivalent to the number of signal bus groups of the PCI busbar, which are respectively installed on the computer body side and the expansion unit side. The two PCI buses are physically connected via the docking connector. Fig. 1 is a diagram for explaining a bus connection between a computer body and an expansion unit of a conventional computer system. As shown in Figure 1, in the conventional computer system, the PCI bus (primary) 2 is installed outside the connector for electrical docking only when it is installed on the expansion unit of the computer body 100 side. Switch 15 is a PCI bus on the other expansion unit 2 00 side (this paper size is in accordance with Chinese National Standard (CNS) A4 specification (210 X 297 mm) -4- 552507 A7 B7 V. Description of the invention (2) Primary) 2 and PCI bus (secondary) 3 PCI-PCI bridge 16 used for bidirectional connection. The devices on PCI bus (primary) 2 are accessed on PCI bus (secondary) 3. The devices on the PCI bus (secondary) 3 can access the devices on the PCI bus (primary) 2. However, with this configuration, since the connector for mounting and docking requires a lot of area, the miniaturization and thickness reduction of the computer body are hindered, and the installation positions of the computer body side and the expansion unit side must be aligned. Therefore, The physical frame structure is restricted. · Because of this, recently, a proposal was made to connect the computer body and the expansion unit with a small number of signal cables, and to divide the bridge device (PCI-PCI bridge) between the two PCI buses into The two controllers are respectively connected to two controllers of physically different PCI buses, and the two controllers are connected in series by a transmission line. In addition, from the level of preventing wasteful use of system resources or preventing complexity of resource management, the bridge device system is recognized as recommending that other device systems including CPUs be constructed as a single controller. However, regarding a logical single bridge device which is divided into two controllers which are physically different, of course, the setting of the operating environment is also performed by a single bridge device. That is, the configuration cycle for which this logical single bridge device is targeted is not issued individually to two controllers that are physically different. However, with this, if the configuration register that stores the environment setting information required for the operating environment of the self-device is set on only one of the two controllers, it will produce a controller for the other controller. Applicable to China National Standard (CNS) A4 specification (210 X 297 mm) (Please read the note on the back before filling this page)-III l · — — I · 1111111 · ^^ · Consumption by Employees of Intellectual Property Bureau, Ministry of Economic Affairs Printed by the cooperative -5- 552507 A7 B7 V. Description of the invention (3) The configuration register of the square controller must frequently refer to the transmission via the serial transmission path, which may cause a corresponding delay or a significant decrease in system performance. [Summary of the invention] Therefore, the object of the present invention is to provide a bridge device, which is provided in two controllers with different physical properties, and temporarily stores the configuration of environment setting information that specifies the operating environment of the device. Device, which can be appropriately and efficiently managed. According to one aspect of the present invention, a bridge device is provided, which is characterized by having a first and a second controller: connected to the first and second devices constituted by parallel transmission paths, respectively. The second bus, the devices on one of the first and second buses are accessible to the other bus and communicate with each other via the serial transmission path. The transactions are physically different. The second controller is separately installed to store environment setting information required to specify the operating environment of the own device. The above-mentioned bridge device may also include: an input device. Each of the first and second controllers described above are input selection signals indicating that they are connected to the first and second buses for operation. The control device : Control the access to the above configuration register according to the selection signal input here. The above-mentioned bridge device may also include: each of the first and second controllers described above is operated by the selection signal inputted above to connect itself to the first bus, and the configuration register of Access transaction from this paper size applies Chinese National Standard (CNS) A4 specification (210 X 297 mm) ---------- 丨 _ 丨 01 ^ — (Please read the precautions on the back before filling in this Page) Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs

-6- 經濟部智慧財產局員工消费合作社印製 552507 A7 B7 五、發明說明(5 ) « 第1匯流排及第2匯流排:分別舖設於上述系統本體 及擴充單元之並聯傳輸路所構成,與 物理性相異之第1及第2控制器··分別組態於上述系 統本體及擴充單元,上述第1及第2匯流排一方之匯流排 上之裝置爲可存取另方之匯流排上之裝置,經由上述串聯 傳輸路互相傳達交易, 上述第1及第2之各組態暫存器係個別儲存規定自裝 置之動作環境所需之環境設定資訊。 【實施形態之詳細說明】 茲參照圖式說明本發明之實施形態如下。 第2圖係關於本發明之一實施形態之電腦系統構成之 圖。 此電腦系統係筆記型個人電腦,係由電腦本體1 0 0 、與在電腦本體1 〇 〇以纜線連接可使用之機能擴充用之 擴充單元2 0 0所構成,又,爲了進行此纜線連接,具有 將邏輯性單一之控制器物理性地分割爲2個控制器(P -PCI 電橋 300a、S- PCI 電橋 300b)之 PCI-PCI電橋300。 這些控制器(P — PCI電橋300a、S — PCI 電橋300b),其特徵爲:以PC I匯流排相異之協定 (protocol )之匯流排連接,軟體上爲看起來似爲1個 PC I電橋裝置。因此,將此PC I— PC I電橋300 作爲對象之動作環境設定等所需之組態周期,並不向P — 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公嫠) I-----I -ull· — — — ^ ------— II (請先閱讀背面之注意事項再填寫本頁) -8 - 經濟部智慧財產局員工消费合作社印製 552507 A7 B7 五、發明說明(6 ) PC I電橋300a或S - PC I電橋300b個別地發 行。於是,本發明之電橋裝置,係將儲存以此組態周期所 設定之環境設定資訊之組態暫存器進行適當且有效率地管 理之點。關於此點將後述。 在電腦本體1 0 0係不僅舖設處理器匯流排1與 P C I匯流排(初級)2,並且,安裝有C P U 1 1、主 機一 PCI電橋12、主記憶體13、各種PCI裝置 1 4及PC I - PC I電橋300之P — PC I電橋 3 0 0 a 〇 C P U 1 1 ,係控制此全體電腦系統之動作者,而執 行載入於主記憶體1 3之操作系統或系統B I 0 S、或包 括公用系統之各種應用程式。 主機一 PC I電橋1 2係將處理器匯流排1與PC I 匯流排(初級)2以雙向連接之電橋裝置,在此內藏有控 制存取主記憶體1 3控制所需之記憶體控制邏輯。又,此 主機一 P C I電橋1 2係將可作爲P C I匯流排(初級) 2上之主匯流排發揮其機能。 主記憶體1 3係儲存有操作系統或系統B I 0 S、或 包括公用系統之各種應用程式及各種使用者資料等。 P - PC I電橋300a係與設於擴充單元200內 之S — P C I電橋3 0 0 b共同以邏輯性地構成單一 PC I - PC I 電橋 300。此 PC I — PC I 電橋 3 0 0係將電腦本體1 0 0之P C I匯流排(初級)2與 擴充單元2 0 0內之P C I匯流排(次級)3間進行雙向 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) I I I l· I I I 訂i I I I I I . -9- 552507 經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明(7) 連接所需者,PC I匯流排(初級)2上之PC I裝置 1 4爲可存取PC I匯流排(次級)3上之PC I裝置 17,及,PCI匯流排(次級)3上之PCI裝置17 爲可存取於P C I匯流排(初級)2上之P C I裝置1 4 〇 又,於此實施形態,將連接p c I匯流排(初級)2 與PC I匯流排(次級)3之PC I — PC I電橋300 ,分割爲物理性相異之2個控制器(p — p C I電橋 300a 、S — PCI電橋300b),將其間以串聯傳 輸路連接,以實現P C I串聯介面。 又,此實施形態之P C I - P C I電橋3 0 0,此各 個2個控制器(P - PC I電橋300a、S - PC I電 橋300b),係具備:儲存規定PCI-PCI電橋 3 0 0之動作環境所需之環境設定資訊之組態暫存器,並 且,由從外部所給與之選擇訊號(P R S E L )來控制對 於組態暫存器之存取。 於第3圖表示P-PCI電橋300a與S—PCI 電橋300b所成之PC I - PC I電橋300之機能構 成。 如上述P - PC I電橋300a與S - PC I電橋 3 0 0 b雖然物理性地獨立之控制器,但是,邏輯上將成 爲1個PC I— PC I電橋300發揮其功能。因此,連 接此P — PC I電橋300a與S — PC I電橋300b 之纜線(串聯傳輸路),爲只不過是內部配線而已,藉此 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) ----r---訂---------線· -10- 552507 經濟部智慧財產局員工消费合作社印製 A7 B7 五、發明說明(8 ) ,就不會對於此串聯傳輸路進行浪費資源之分配。 又,各個這些P — PC I電橋300a與S — PC I 電橋300b,係由PCI —介面部、與串聯傳輸介面部 所構成。 於P - PC I電橋300a,PC I介面部,係在與 P C I匯流排(初級)2間授受匯流排交易。另者,於S 一 PC I電橋300b,PC I介面部,係在與pc I匯 流排(次級)3間授受匯流排交易。P C I介面部間之交 易之授受,係由分別設於P — PC I電橋3 0 0 a與S -P C I電橋3 0 0 b之串聯傳輸介面部間之串聯資料傳輸 進行。 並且,在此P - PC I電橋300a與S — PC I電 橋3 0 0 b之P C I -介面部,分別個別地裝設之依據 P C I規格之暫存器群所構成之組態暫存器3 0 4 a、 3 0 4 b ° 於此,組態暫存器係儲存規定P C I裝置(包括P -PC I電橋300a或S — PC I電橋300b)之動作 環境所需之環境設定資訊者,在各P C I裝置需要設有1 個組態暫存器。又,如上述P - PC I電橋300a及S 一 PC I電橋300b,係成爲1個PC I - PC I電橋 3 0 〇動作。因此,一般爲將1個組態暫存器裝設於P -PC I電橋300a及S — PC I電橋300b即可。然 而,若只在2個控制器之一方裝設組態暫存器時,則對於 另方之控制器,發生需要頻繁地參照裝設於對方之控制器 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閲讀背面之注意事項再填寫本頁) · I I I l· I I I « — — — HI — . -11 - 552507 A7 __— B7 五、發明說明(10) 存器寫入資料所需之寫入交易,將只有p 一 p C I電橋 3 0 〇 a寫入相關資料之寫入交易傳達於S 一 p c I電橋 3 0 〇 b不僅無謂地降低系統性能而完全爲浪費之事。於 是’於此實施形態,各控制器,係作爲P - p C I電橋 3 0 0 a動作時,從寫入交易之內容將此寫入交易是否需 要傳達於S - P C I電橋3 0 0 b加以判定,若判定爲不 必傳達時,每當對於本身之組態暫存器3 0 4 b寫入資料 ,立即退還對於C P U 1 1表示寫入結束所表示之形態。 藉此,可更防止降低系統性能。 接著,設想C P U 1 1爲對於P C I裝置1 7之組態 暫存器發行寫入資料所需之寫入交易(組態周期之情形。 ) 此寫入交易因係將直結於p c I匯流排(次級)3之 裝置作爲對象之組態周期,所以,依P C I規則,在 P C I匯流排(初級)2上係於型式1執行,在P C I匯 流排(次級)3上則必須在型式0執行。亦即,於P C I 一 PC I電橋3 00,將發生需要更換組態周期。 如上述,此PCI —PCI電橋300,係由P — PC I電橋300a及S — PC I電橋300b之2個控 制器構成。因此,此組態周期之更換係需要由P — P C I 電橋300 a及S — PCI電橋300b之預先所定之一 方進行。於此,在此實施形態,係由從外部所給與之選擇 訊號(P R E S L ),各控制器爲藉判定有無執行組態周 期之更換,結果爲只將2個控制器之任一方執行組態周期 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公*〉 (請先閱讀背面之注意事項再填寫本頁) # 訂---------線- 經濟部智慧財產局員工消费合作社印製 •13- 552507 A7 B7 經濟部智慧財產局貝工消费合作社印製 五、發明說明(12) P C I匯流排控制區塊3 0 1作爲P c I主匯流排及 標靶,用來控制P C I匯流排所需者,而具有主等待( latency)計時器(MLT)。 P C I匯流排判定區塊3 0 2係在周期解碼區塊 3 0 3進行P C I主匯流排之判定之判定器(arbitor )。 周期解碼區塊303,係當PC I匯流排標靶動作時 解碼PC I周期種別及位址進行命中判定。並且,周期解 碼區塊3 0 3係由上述選擇訊號(PRS EL)作爲P -P C I電橋3 0 0 a動作時,就周期解碼區塊3 0 3作爲 對象之組態周期,判定對於S — P C I電橋3 0 0 b之傳 達必要性,若不需要時,就不進行傳達,將對於 C P U 1 1之應答退還P C I匯流排控制區塊3 0 1。又 ,此周期解碼區塊3 0 3將對於交易緩衝及控制區塊 3 0 5之周期開始訊號及P C I匯流排控制區塊3 0 1之 命中訊號之產生。 組態暫存器區塊3 0 4 a ,也如第3圖所示,儲存規 定屬於P C I裝置之P — P C I電橋3 0 0 a之動作環境 所需之環境設定資訊,所謂P C I組態暫存器。在此組態 暫存器區塊3 0 4 a也輸入有上述之選擇訊號( P R E S L ),組態暫存器區塊3 0 4 a係依據此値作爲 P - PC I電橋300a動作時與作爲S- PC I電橋 3 0 0 b動作時,切換動作環境資訊之參照位址加以控制 。藉此’都可作爲P - PC I電橋300a及S — PC I 電橋3 0 0 b動作,上述之組態周期之轉換等也可適當地 (請先閱讀背面之注意事項再填寫本頁) - I I I I MM MM I ϋ ϋ 1 線· 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -15- 552507 A7 _ B7 五、發明說明(13) 執行。 (請先閲讀背面之注意事項再填寫本頁) 交易緩衝及控制區塊3 0 5,係將P C I匯流排周期 作爲交易管理之緩衝器,而進行區塊傳輸緩衝區塊3 〇 7 與P C I匯流排控制區塊3 0 1間之資料授受之控制。 區塊及字緩衝區塊3 0 6係將區塊傳輸緩衝區塊 3 0 7與字緩衝區塊3 0 8之2個區塊方便上整合爲一個 者’區塊傳輸緩衝區塊3 0 7係暫時儲存交易緩衝及控制 區塊3 0 5或字緩衝區塊3 0 8之間所授受資料之緩衝器 。又’作爲緩衝器分別獨立地具有後寫入(post write )用 (OEB/IEB)、後寫入以外之交易用(〇BB/ IBB)。圖中之OEB/OBB爲發送用緩衝器、 經濟部智慧財產局員工消費合作社印製 I EB/I BB爲接收用緩衝器。此發送用及接收用緩衝 器’係分別由在位元層區塊3 0 9內之P L L所產生之非 同步之發送用及接收用時脈而動作。因不使用P C I時脈 ’所以較區塊傳輸緩衝區塊3 0 7更上位層之區塊將變成 非同步。又,此區塊及字緩衝區塊306,也進行產生查 驗和(check sum )、在串聯匯流排上之錯誤查驗及再送處 理之控制等。 另者,字緩衝區塊3 0 8係將來自區塊傳輸緩衝區塊 3 0 7之固定長資料在位元層區塊3 0 9之間逐一傳輸所 需之暫時性儲存之緩衝器。圖中之0WB係發送用緩衝器 、:[WB係接收用緩衝器,分別以位元層區塊3 0 9內之 P L L所產生之非同步之發送用及接收用時脈而動作。 位元層區塊3 0 9係將來自字緩衝區塊3 0 8之固定 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公* ) -16- 552507 A7 ___________ B7 五、發明說明(14) (請先閱讀背面之注意事項再填寫本頁) 長之資料分爲2個’作爲2系統之串聯資料進行串聯通訊 者,發送側係進行並聯—串聯轉換,接收側係進行串聯— 並聯轉換。又’此位兀層區塊3.0 9係發送用、接收用分 別具有PLL ’發送用PLL係依據PLCLK輸入而動 作(9遞倍),接收用將依據LVDC— I (LVDS串 聯接收時脈)輸入而動作。按,LVDC — 0 (LVDS 串聯發送時脈)輸出,將變成與P L C L K輸入相同頻率 之輸出。 M i s c資訊更新區塊3 1 0係將P C I匯流排之插 入訊號(INT「A ·· D」#)作爲Mi s c資訊使用處 理所用之區塊。 並且,串聯中斷同步區塊31 1係處理i n t e 1 1 方式串聯插入及遺留(legacy)插入訊號所用之區塊。 因具有以上構成,如第5圖所示,對於組態暫存器 304a、304b之4種類之存取將適當且有效率地控 制。 (1 )對於只從連結於P C I匯流排(初級)2之電腦本 經濟部智慧財產局貝工消費合作社印製 體1 0 0側可存取之初級控制相關暫存器(r 1 )之存取 〇 (2 )對於只從連結於P C I匯流排(次級)3之電腦本 體1 0 0側可存取之次級控制相關暫存器(r 1 )之存取 〇 (3 )對於由初級、次級雙方共用只從電腦本體1 〇 〇側 可存取之共用暫存器(r 3、r 4 )之存取。 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -17- 552507 A7 B7 五、發明說明(15) (請先閱讀背面之注意事項再填寫本頁) 藉此,分別設於物理性相異之2個控制器,儲存規定 自裝置之動作環境所用之環境設定資訊之組態暫存器,可 適當且有效率地受到管理。 本發明係並非限定於上述之實施形態,可在其要旨之 範圍變形種種實施。 如以上所說明,依據本發明之電橋裝置,在物理性相 異之2個控制分別設有組態暫存器,所以一方之控制器爲 將另方控制器之組態暫存器經由串聯傳輸路變成不需要參 照,所以,防止顯著地降低系統性能。 又,各控制器,係由從外部所給與之選擇訊號就可控 制對於組態暫存器之存取,所以,1次側(初級)及2次 側(次級)之任一都可動作,所以可用同一構成適用1次 側及2次側雙方。 並且,作爲1次側動作時,對於所接收之組態暫存器 之存取交易之內容,藉判定此存取交易是否傳達於另方2 次側之控制器,可更防止系統性能之降低。 經濟部智慧財產局員工消費合作社印製 圖式之簡單說明 第1圖係用來說明習知電腦系統之電腦本體與擴充單 元間之匯流排連接情形之圖。 第2圖係表示關於本發明一實施形態之電腦系統構成 之圖。 第3圖係表示由該實施形態之2個控制器所成之 PC I - PC I電橋之機能構成之圖。 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公* ) -18- 552507 A7 B7 五、發明說明(17) 0 9 位元層區塊 1 0 M i s c資訊更新區塊 1 1 串聯岔斷同步區塊 (請先閲讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) -20--6- Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 552507 A7 B7 V. Description of the invention (5) «1st bus and 2nd bus: These are parallel transmission paths laid on the above system body and expansion unit The first and second controllers that are physically different are configured on the above-mentioned system body and expansion unit, respectively. The devices on one of the first and second buses are capable of accessing the other bus. The above devices communicate transactions with each other via the above-mentioned serial transmission path. Each of the above-mentioned first and second configuration registers respectively stores environment setting information required to specify the operating environment of the device. [Detailed Description of Embodiment] The embodiment of the present invention will be described below with reference to the drawings. Fig. 2 is a diagram showing the structure of a computer system according to an embodiment of the present invention. This computer system is a notebook personal computer, which is composed of a computer main body 100 and an expansion unit 2000 for function expansion that can be used by connecting the computer main body with a cable. In addition, in order to carry out this cable, It is connected and has a PCI-PCI bridge 300 that physically divides a logical single controller into two controllers (P-PCI bridge 300a, S-PCI bridge 300b). These controllers (P — PCI bridge 300a, S — PCI bridge 300b) are characterized by being connected by a bus with a PC I bus protocol (protocol), which looks like a PC on the software. I electric bridge device. Therefore, the configuration cycle required for setting the operating environment of this PC I—PC I Bridge 300 as the target is not to P — This paper size is in accordance with the Chinese National Standard (CNS) A4 specification (210 X 297 cm) I ----- I -ull · — — — ^ ------— II (Please read the precautions on the back before filling out this page) -8-Printed by the Intellectual Property Bureau of the Ministry of Economic Affairs and Consumer Cooperatives 552507 A7 B7 V. Description of the Invention (6) The PC I bridge 300a or S-PC I bridge 300b is individually issued. Therefore, the bridge device of the present invention is a point where the configuration register storing the environment setting information set at the configuration period is managed appropriately and efficiently. This point will be described later. In the computer body 100, not only the processor bus 1 and the PCI bus (primary) 2 are laid, but also a CPU 1 1, a host-PCI bridge 12, a main memory 13, various PCI devices 14, and a PC. I-P of PC I bridge 300 — PC I bridge 3 0 0 a 〇CPU 1 1 is the actor that controls the entire computer system, and executes the operating system or system BI 0 loaded in main memory 1 3 S, or various applications including public systems. Host 1 PC I bridge 1 2 is a bridge device that connects the processor bus 1 and PC I bus (primary) 2 in two directions. This contains the memory required to control access to the main memory 1 3 Body control logic. In addition, this host PC 1 P C I bridge 1 2 series will function as the main bus on the P C I bus (primary) 2. The main memory 1 3 stores the operating system or system B I 0 S, or various applications including public systems and various user data. The P-PC I bridge 300a and the S-PC C bridge 300b located in the expansion unit 200 logically constitute a single PC I-PC I bridge 300. This PC I — PC I Bridge 3 0 is a bidirectional connection between the PCI bus (primary) 2 of the computer body 100 and the PCI bus (secondary) 3 in the expansion unit 200. This paper is suitable for China National Standard (CNS) A4 Specification (210 X 297 mm) (Please read the notes on the back before filling this page) III l · III Order i IIIII. -9- 552507 Intellectual Property Bureau of the Ministry of Economic Affairs Consumer Cooperative Printed A7 B7 V. Description of the invention (7) The PC I device 1 on the PC I bus (primary) 2 is accessible to the PC I device 17 on the PC I bus (primary) 3, and, The PCI device 17 on the PCI bus (secondary) 3 is a PCI device 1 4 which can be accessed on the PCI bus (primary) 2. In this embodiment, the pc I bus (primary) 2 and PC I — PC I bridge 300 of PC I bus (secondary) 3 is divided into two controllers with different physical properties (p — p CI bridge 300a, S — PCI bridge 300b). The serial transmission path is connected to realize the PCI serial interface. In addition, the PCI-PCI bridge 300 of this embodiment, and each of the two controllers (P-PC I bridge 300a, S-PC I bridge 300b) are provided with: storage prescribed PCI-PCI bridge 3 The configuration register of the environment setting information required for the operating environment of 0 0, and the access to the configuration register is controlled by a selection signal (PRSEL) given from the outside. Fig. 3 shows the functional composition of the PC I-PC I bridge 300 formed by the P-PCI bridge 300a and the S-PCI bridge 300b. As described above, although the P-PC I bridge 300a and the S-PC I bridge 300b are physically independent controllers, they will logically become one PC I-PC I bridge 300 to perform their functions. Therefore, the cable (serial transmission path) connecting this P — PC I bridge 300a and S — PC I bridge 300b is just internal wiring, so that this paper standard applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm) (Please read the precautions on the back before filling out this page) ---- r --- Order --------- line · -10- 552507 Staff of Intellectual Property Bureau, Ministry of Economic Affairs Consumer Cooperatives printed A7 B7 5. Invention Description (8), no wasteful resource allocation will be made for this serial transmission path. Each of these P-PCI bridges 300a and S-PCI bridges 300b is composed of a PCI-mesa face and a serial transmission mes face. At the P-PC I bridge 300a, the PC I interface is used to grant and receive bus transactions with the PC C bus (primary). In addition, in the S-PC I bridge 300b, the PC I interface is used to grant and receive bus transactions with the PC I bus (sub) 3. The granting and receiving of transactions between the PC interface are performed by the serial data transmission between the PC-I bridge 3 0 0a and the S-P IC bridge 3 0 0b. In addition, here, the P-PC I bridge 300a and the S-PC I bridge 3 0 0b's PCI-interface surface are individually installed as configuration registers composed of a register group based on the PCI specification. 3 0 4 a, 3 0 4 b ° Here, the configuration register stores the environment setting information required for the operating environment of the specified PCI device (including P-PC I bridge 300a or S — PC I bridge 300b). Or, each PCI device needs to be provided with a configuration register. In addition, as described above, the P-PC I bridge 300a and the S-PC I bridge 300b operate as one PC I-PC I bridge 300. Therefore, generally one configuration register is installed in the P-PC I bridge 300a and the S-PC I bridge 300b. However, if a configuration register is installed on only one of the two controllers, it is necessary for the other controller to frequently refer to the controller installed on the other controller. This paper standard applies to the Chinese National Standard (CNS) A4 specification (210 X 297 mm) (Please read the notes on the back before filling this page) · III l · III «— — — HI —. -11-552507 A7 __— B7 V. Description of the invention (10) The write transaction required for the device to write data will only pass the p-p CI bridge 3 300a write-related data write transaction to the S-pc I bridge 3 0b which not only unnecessarily reduces system performance but Totally wasteful. Therefore, in this embodiment, when each controller operates as a P-p CI bridge 3 0 a, whether the write transaction needs to be transmitted from the content of the write transaction to the S-PCI bridge 3 0 0 b If it is judged that it is not necessary to communicate, whenever data is written to its own configuration register 3 0 4 b, it will immediately return to the form indicated by the CPU 1 1 indicating the end of writing. This can prevent the system performance from being lowered. Next, imagine that the CPU 11 is a write transaction (the situation of the configuration cycle) required to issue write data to the configuration register of the PCI device 17. This write transaction is directly tied to the PC I bus ( The configuration cycle of the device of the secondary) 3 is the target. Therefore, according to the PCI rules, the PCI bus (primary) 2 is implemented in type 1 and the PCI bus (secondary) 3 must be implemented in type 0. . That is, in the PC I-PC I bridge 3 00, a configuration cycle will need to be replaced. As described above, the PCI-PCI bridge 300 is composed of two controllers, the P-PC I bridge 300a and the S-PC I bridge 300b. Therefore, the replacement of this configuration cycle needs to be performed by a predetermined one of the P-P C I bridge 300a and the S-PCI bridge 300b. Here, in this embodiment, the selection signal (PRESL) given from the outside is used by each controller to determine whether to perform the configuration cycle replacement. As a result, only one of the two controllers performs the configuration. The paper size of this paper is applicable to China National Standard (CNS) A4 (210 X 297) * (Please read the precautions on the back before filling this page) # Order --------- Line-Ministry of Economic Affairs Intellectual Property Printed by the Bureau ’s Consumer Cooperatives • 13- 552507 A7 B7 Printed by the Intellectual Property Bureau of the Ministry of Economic Affairs, Printed by the Shellfish Consumer Cooperatives 5. Description of the Invention (12) The PCI bus control block 3 0 1 is used as the P c I main bus and target It is used to control those who need the PCI bus, and has a master latency timer (MLT). The PCI bus decision block 3 0 2 is used to judge the main PCI bus in the periodic decoding block 3 0 3. Arbitor. Period decoding block 303 is used to decode the PC I period type and address to determine the hit when the PC I bus target is operating. Moreover, period decoding block 3 0 3 is selected by the above-mentioned selection signal (PRS EL ) When operating as P-PCI bridge 3 0 0 a, Decoding block 3 0 3 is used as the configuration period of the object. It is judged that the transmission of S — PCI bridge 3 0 0 b is necessary. If it is not needed, it will not be transmitted, and the response to CPU 1 1 will be returned to the PCI bus. Control block 301. In addition, this cycle decoding block 303 will generate the cycle start signal of the transaction buffer and control block 305 and the hit signal of the PCI bus control block 301. Configuration The register block 3 0 4 a, as shown in FIG. 3, stores the environment setting information required for the operating environment of the PCI device P — PCI bridge 3 0 0 a. The so-called PCI configuration register The configuration register block 3 0 4 a is also input with the above-mentioned selection signal (PRESL), and the configuration register block 3 0 4 a is based on this when it acts as the P-PC I bridge 300a When operating as the S-PC I bridge 3 0 0 b, the reference address of the operating environment information is switched and controlled. This can be used as both P-PC I bridge 300a and S — PC I bridge 3 0 0 b Actions, and the conversion of the above configuration cycle can also be appropriate (please read the precautions on the back before filling this page)-II I I MM MM I ϋ 1 line · This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) -15- 552507 A7 _ B7 V. Description of the invention (13) Implementation. (Please read the notes on the back before filling out this page) Transaction buffer and control block 3 0 5 is the PCI bus cycle as a buffer for transaction management, and the block transfer buffer block 3 07 and PCI bus The data in the control block 301 is controlled. Blocks and word buffer blocks 3 0 6 are two blocks of block transmission buffer block 3 7 and word buffer block 3 8 8 which are easily integrated into one block transmission block 3 0 7 It is a buffer for temporarily storing the data granted between transaction buffer and control block 305 or word buffer block 308. It also serves as a buffer for post write (OEB / IEB) and transactions other than post write (OBB / IBB). OEB / OBB in the picture is a buffer for transmission, printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economy, and I EB / I BB is a buffer for reception. The transmission and reception buffers' are operated by asynchronous transmission and reception clocks generated by P L L in the bit layer block 309, respectively. Because the P C I clock is not used, blocks higher than the block transfer buffer block 307 will become asynchronous. In addition, this block and the word buffer block 306 also perform control of generating check sums, error checking on the serial bus, and resending processing. In addition, the word buffer block 308 is a buffer for temporary storage required to transfer fixed-length data from the block transmission buffer block 307 one by one between the bit layer blocks 309. In the figure, 0WB is a buffer for transmission and [WB is a buffer for reception, which operates with asynchronous transmission and reception clocks generated by P L L in bit layer block 309, respectively. Bit layer block 3 0 9 will be fixed from the word buffer block 3 0 8 This paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 male *) -16- 552507 A7 ___________ B7 V. Description of the invention (14) (Please read the precautions on the back before filling in this page) The long data is divided into 2's as the serial data of the 2 systems for serial communication, the sending side is parallel-serial conversion, and the receiving side is serial- Parallel conversion. 'This bit-layer block 3.0 has 9 PLLs for transmission and reception respectively' The PLL for transmission operates based on the PLCLK input (9 times), and the reception is based on the LVDC-I (LVDS serial reception clock) input While action. Press, the output of LVDC — 0 (LVDS serial transmission clock) will become the output with the same frequency as the P L C L K input. The M i s c information update block 3 1 0 is the block used for the processing of Mi s c information using the insertion signal of the PI bus (INT "A · · D" #). In addition, the serial interrupt synchronization block 31 1 is a block used to process a serial insertion and legacy insertion signal in an in t e 1 1 manner. Because of the above structure, as shown in Fig. 5, the four types of access to the configuration registers 304a and 304b will be controlled appropriately and efficiently. (1) For the primary control related register (r 1) accessible only from the computer connected to the PCI bus (primary) 2 and printed on the 100 side of the shell and consumer cooperative printed by the Intellectual Property Bureau of the Ministry of Economic Affairs. Take 0 (2) for access to the secondary control-related register (r 1) that is accessible only from the computer body 1 0 0 side of the PCI bus (secondary) 3. 0 (3) The secondary and secondary parties share access to the shared register (r 3, r 4) which is accessible only from the 100 side of the computer body. This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) -17- 552507 A7 B7 V. Invention Description (15) (Please read the precautions on the back before filling this page) In the two controllers with different physical properties, a configuration register that stores the environment setting information required for the operating environment of the device can be managed appropriately and efficiently. The present invention is not limited to the embodiments described above, and various modifications can be made within the scope of the gist thereof. As explained above, according to the bridge device of the present invention, a configuration register is provided in each of the two controls that are physically different. Therefore, the configuration register of the other controller is connected in series through Since the transmission path becomes unnecessary, the system performance is prevented from being significantly degraded. In addition, each controller can control the access to the configuration register by a selection signal given from the outside. Therefore, either the primary side (primary) or the secondary side (secondary) can be used. Operation, so the same configuration can be applied to both the primary side and the secondary side. In addition, when acting as the primary side, for the content of the access transaction of the configuration register received, by determining whether this access transaction is transmitted to the other secondary side controller, it can prevent the system performance from being lowered. . Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs. Simple diagrams Figure 1 is a diagram used to explain the connection of the bus between the computer body of the conventional computer system and the expansion unit. Fig. 2 is a diagram showing a configuration of a computer system according to an embodiment of the present invention. Fig. 3 is a diagram showing the functional configuration of the PC I-PC I bridge formed by the two controllers in this embodiment. This paper size is applicable to China National Standard (CNS) A4 specification (210 X 297 male *) -18- 552507 A7 B7 V. Description of the invention (17) 0 9 bit layer block 1 0 MISc information update block 1 1 serial Fork sync block (please read the notes on the back before filling this page) Printed by the Intellectual Property Bureau of the Ministry of Economic Affairs, Consumer Cooperatives This paper is printed in accordance with Chinese National Standard (CNS) A4 (210 X 297 mm)

Claims (1)

修辨4 第89121406號專利申請案 中文申請專利範圍修正本 A8 B8 C8 D8 民國92年7月31日修正 經濟部智慧財產局員工消費合作社印製 六、申請專利範圍 1.一種橋接裝置,其特徵爲: 具備,第1及第2控制器:分別連接於以並聯傳輸路 所構成之第1及第2匯流排,上述第1及第2匯流排之一 方之匯流排上之裝置爲可存取另方匯流排上之裝置爲經由 串聯傳輸路互相傳達交易而物理性爲相異, 在上述第1及第2控制器個別裝設儲存規定自裝置之 動作環境所需之環境設定資訊之組態暫存器。 2 ·如申請專利範圍第1項之橋接裝置,其中,上述 各個第1及第2控制器,爲具備, 輸入裝置:輸入表示本身爲究竟應連接於第1及第2 匯流排之那一進行動作之選擇訊號, 控制裝置:依據此所輸入之選擇訊號,以控制對於上 述組態暫存器之存取。 3 ·如申請專利範圍第2項之橋接裝置,其中,上述 各個第1及第2控制器係具有:依上述所輸入之選擇訊號 認爲本身爲連接於第1匯流排動作中,將對於上述組態暫 存器之存取交易從匯流排上接受時,因應其內容將該存取 交易是否應傳達於另方之控制器加以判定之裝置。 4 ·如申請專利範圍第2項或第3項之橋接裝置,其 中,上述第1及第2匯流排係P C I ( Peripheral Component Interconnect)匯流排,具備: 上述各個第1及第2控制器,由上述所輸入之選擇訊 號本身爲認爲連接於第1匯流排而動作中,將直結於另方 之控制器爲所連接之匯流排之裝置作爲對象之組態周期從 本紙張尺度適用中國國家摞準(CNS ) A4規格(210X297公釐) --------.MW------訂------Φ (請先聞讀背面之注意事項再填寫本頁) & 修正丨 補充 A8 B8 C8 D8 經濟部智慧財產局員工消費合作社印製 六、申請專利範圍 匯流排接受時,將其組態周期從型式1變更爲型式0而傳 達於另方控制器之裝置。 5 ·如申請專利範圍第2項或第3項之橋接裝置,其 中’上述第1及第2匯流排係P C I ( Peripheral Component Interconnect)匯流排,具備: 上述各個第1及第2控制器,由上述所輸入之選擇訊 號本身爲認爲連接於第2匯流排而動作中,將直結於另方 之控制器爲所連接之匯流排之裝置作爲對象之組態周期從 匯流排接受時,將其組態周期從型式1變更爲型式〇而傳 達於另方控制器之裝置。 6 ·如申請專利範圍第2項或第3項之橋接裝置,其 中,上述第1匯流排係初級匯流排。 7 ·如申請專利範圍第1項之橋接裝置,其中上述各 個第1及第2控制器,具有:爲將對於上述組態暫存器之 存取交易從匯流排接受時,因應其內容將該存取交易是否 應傳達於另方之控制器加以判定之裝置。 8 · —種電腦系統,其係具有系統本體與經由串聯傳 輸路分離自如地連接之擴充單元者,其特徵爲具備: 第1及第2匯流排:其係由上述系統本體及擴充單元 分別所舖設之並聯傳輸路所構成, 第1及第2控制器:分別配置於上述系統本體及擴充 單元,上述第1及第2之匯流排一方之匯流排上之裝置爲 可存取於另方匯流排上之裝置經由上述串聯傳輸路互相傳 達交易而物理上爲相異者, 本紙張尺度適用中國國家標準(CNS ) A4規格(2丨〇〆297公釐) --------------訂------Φ. (請先閱脅背面之注意事項再填寫本頁)Revision 4 No. 89121406 Patent Application Chinese Patent Application Amendment A8 B8 C8 D8 July 31, 1992 Revision of the Intellectual Property Bureau of the Ministry of Economic Affairs Employee Cooperatives Printing 6. Application for Patent Scope 1. A bridge device, its characteristics For: Equipped with 1st and 2nd controllers: The devices connected to the 1st and 2nd busbars formed by parallel transmission paths, respectively, can be accessed by the devices on one of the above 1st and 2nd busbars On the other side, the devices on the bus are physically different from each other through the serial transmission path. The first and second controllers are individually installed to store the configuration information of the environment setting information required to define the operating environment of the device. Register. 2 · If the bridging device of the first scope of the patent application, wherein each of the above first and second controllers are provided, the input device: the input indicates that it should be connected to the first and the second bus. Action selection signal, control device: according to the selection signal input here, to control the access to the above configuration register. 3. If the bridging device in item 2 of the patent application scope, wherein each of the first and second controllers has: According to the input signal selected above, it is considered to be itself connected to the first bus action. When the access transaction of the configuration register is received from the bus, according to its content, whether the access transaction should be transmitted to another device to determine whether it is a controller. 4 · If the bridging device in the second or third item of the patent application scope, wherein the first and second buses are PCI (Peripheral Component Interconnect) buses, each of the first and second controllers is provided by The selection signal inputted above is in the action of being considered to be connected to the first bus, and the configuration period of the device directly connected to the other controller as the device of the connected bus is from the paper scale to the Chinese country. Standard (CNS) A4 specification (210X297 mm) --------. MW ------ Order ------ Φ (Please read the precautions on the back before filling this page) & Amendment 丨 Supplement A8 B8 C8 D8 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 6. When the patent application scope bus is accepted, its configuration cycle is changed from type 1 to type 0 and transmitted to the device of the other controller. 5 · If the bridging device of the second or third item of the patent application scope, wherein the above-mentioned first and second buses are PCI (Peripheral Component Interconnect) buses, including: each of the above-mentioned first and second controllers, The above-mentioned input selection signal itself acts as if it is connected to the second bus, and when the configuration cycle of the device directly connected to the other controller as the connected bus is accepted from the bus, it is accepted. The configuration cycle is changed from type 1 to type 0 and transmitted to the device of the other controller. 6 · If the bridging device in the second or third item of the patent application scope, wherein the first bus is the primary bus. 7 · If the bridging device in the first scope of the patent application, wherein each of the above first and second controllers has: In order to accept the access transaction to the configuration register from the bus, Whether the access transaction should be communicated to a device judged by another controller. 8 · A computer system, which has a system body and an expansion unit that is freely connected via a serial transmission path, and is characterized by having: a first and a second bus: each of the system body and the expansion unit Constructed by paved parallel transmission paths, the first and second controllers are respectively arranged on the above-mentioned system body and expansion unit, and the devices on one of the above-mentioned first and second buses are accessible to the other bus The devices on the row communicate with each other via the above-mentioned serial transmission path and are physically different. This paper size applies the Chinese National Standard (CNS) A4 specification (2 丨 〇〆297 mm) --------- ----- Order ------ Φ. (Please read the precautions on the back of the threat before filling out this page) 上述第1及第2各控制器,係個別地具有儲存規定自 裝置之動作環境所需之環境設定資訊之組態暫存器。 訂------ (請先閲讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS ) A4規格(210X 297公釐) 552507 附件6第89121406號專利申請案 中文圖式修正頁 hi 移 民國92年7月31日修正 001Each of the above-mentioned first and second controllers individually has a configuration register that stores environment setting information required to specify the operating environment of the device. Order ------ (Please read the notes on the back before filling out this page) Printed by the Intellectual Property Bureau of the Ministry of Economic Affairs, Employee Consumer Cooperatives This paper is printed in accordance with Chinese National Standard (CNS) A4 (210X 297 mm) 552507 Annex 6 No. 89121406 Patent Application Chinese Schematic Correction Page hi Immigration Country July 31, 1992 Amendment 001
TW89121406A 1999-12-06 2000-10-13 Bridge device TW552507B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP34655899A JP2001167047A (en) 1999-12-06 1999-12-06 Bridge device

Publications (1)

Publication Number Publication Date
TW552507B true TW552507B (en) 2003-09-11

Family

ID=18384247

Family Applications (1)

Application Number Title Priority Date Filing Date
TW89121406A TW552507B (en) 1999-12-06 2000-10-13 Bridge device

Country Status (3)

Country Link
JP (1) JP2001167047A (en)
CN (1) CN1299099A (en)
TW (1) TW552507B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4831317B2 (en) * 2006-02-24 2011-12-07 日本電気株式会社 ACPI machine language table description method and apparatus in PCI multistage bridge configuration computer and program thereof
JP4432975B2 (en) 2007-01-15 2010-03-17 日本電気株式会社 Packet communication device, packet communication method, and packet communication program
JP5168541B2 (en) * 2007-09-14 2013-03-21 株式会社リコー Data transfer device
EP2257880B1 (en) * 2008-03-25 2013-05-08 Hewlett-Packard Development Company, L.P. System and method for transforming pcie sr-iov functions to appear as legacy functions

Also Published As

Publication number Publication date
JP2001167047A (en) 2001-06-22
CN1299099A (en) 2001-06-13

Similar Documents

Publication Publication Date Title
KR970004523B1 (en) Personal computer system
KR100245818B1 (en) Shared bus system with transaction and destination id
US6101560A (en) Partitioned PC game port
US6745369B1 (en) Bus architecture for system on a chip
US5941965A (en) Universal docking station
TW479174B (en) Interrupt controller
KR101247247B1 (en) Controller for controlling output of clock signal and system having the same
JPH09179812A (en) Information processing system and its control method
US6425041B1 (en) Time-multiplexed multi-speed bus
JP2013089226A (en) Memory control device
TW476882B (en) Computer system
TW552507B (en) Bridge device
US6584536B1 (en) Bus transaction accelerator for multi-clock systems
US20010042150A1 (en) Universal docking station
US20190286606A1 (en) Network-on-chip and computer system including the same
US7433989B2 (en) Arbitration method of a bus bridge
US6804737B2 (en) Methods and systems for intelligent I/O controller with channel expandability via master/slave configuration
JPH06163129A (en) Common adaptor card capable of being plugged in computer provided with different bus architectures
US7000059B2 (en) Integrated PCI interface card and bus system thereof
Borrill Objective comparison of 32-bit buses
EP0810528B1 (en) Apparatus for DMA-slave emulation on a computer systems bus
CN103106157A (en) Storage control element
JP2001051748A (en) Information processor
TW475118B (en) Bus system for information processing device
JPH01291343A (en) Memory managing device