TW521190B - Dual-CPU motherboard capable of using single CPU without installing terminal card - Google Patents
Dual-CPU motherboard capable of using single CPU without installing terminal card Download PDFInfo
- Publication number
- TW521190B TW521190B TW88101291A TW88101291A TW521190B TW 521190 B TW521190 B TW 521190B TW 88101291 A TW88101291 A TW 88101291A TW 88101291 A TW88101291 A TW 88101291A TW 521190 B TW521190 B TW 521190B
- Authority
- TW
- Taiwan
- Prior art keywords
- cpu
- control device
- mentioned
- switch control
- motherboard
- Prior art date
Links
Landscapes
- Electronic Switches (AREA)
Abstract
Description
521190521190
五、發明說明α) 機 作 本發明係有關於CPU主機板,特 板,不用刻意加裝終端卡即可使用 別疋有關於一種CPU主 單—CPU作正常之運V. Description of the invention α) Machine operation The present invention relates to a CPU motherboard, a special board, and can be used without intentionally installing a terminal card. Don't worry about a CPU master-the CPU is operating normally.
Intel Pentiumn等級之CPU於使用睥,达 t 守為了滿足GTL + 信號規格之要求,必須在信號線之兩端加梦故 <%電阻,並 連接至一終端電壓源,以確保能夠正常動作。 以Pent ium Π處理器而言,CPU本身即且古 z _ J 1 丹有一組終端電In order to meet the requirements of GTL + signal specifications, Intel Pentiumn-level CPUs must be connected to a two-terminal voltage source and connected to a terminal voltage source to ensure normal operation. As far as the Pentium II processor is concerned, the CPU itself has a set of terminal power.
路,所以在使用時,還須另外一組終端電路之存在。而舍 應用在雙CPU主機板上時,額外之一組終端電路係存在於" 另一顆CPU上,所以使用雙CPU時能夠確保動作正常。然 而,當只使用一顆CPU於雙CPU主機板上時,另一個未使用 的CPU插槽即必須加裝一終端卡才能符合GTL+信號規格之 要求,確保CPU動作正常。 對於使用者而言,在雙CPU主機板上使用單一CPU時, 需加裝一終端卡,可說是造成相當之困擾和不便。若能讓 在雙CPU主機板上使用單一CPU時,不必使用終端卡,則可 避免使用者之困擾。 有鐘於此,本發明之目的為提出一種雙CPU主機板,Circuit, so in use, there must be another set of terminal circuits. When used on dual CPU motherboards, an additional set of terminal circuits exists on the "other CPU", so normal operation can be ensured when dual CPUs are used. However, when only one CPU is used on a dual CPU motherboard, another unused CPU socket must be equipped with a terminal card to meet the requirements of the GTL + signal specification to ensure that the CPU operates normally. For users, when using a single CPU on a dual-CPU motherboard, a terminal card needs to be installed, which can be said to cause considerable confusion and inconvenience. If you can use a single CPU on a dual-CPU motherboard, you don't need to use a terminal card, so you can avoid user trouble. Here is the object of the present invention is to provide a dual CPU motherboard,
可在不用加裝一終端卡之情形下僅使用一個C P U,並確保 CPU動作正常,避免造成使用者之困擾。 為達成上述目的,本發明提出之雙CPU主機板包括: 兩個CPU插槽,用以配置CPU ;以及,相關之周邊裝置;其 特徵在於,更包括:一終端裝置,其一端部I馬接至上述兩 個CPU插槽對應於Cpu之GTL+匯流排上·’以及,一開關控制It is possible to use only one CPU without installing a terminal card, and to ensure that the CPU operates normally to avoid causing user trouble. In order to achieve the above object, the dual-CPU motherboard provided by the present invention includes: two CPU sockets for configuring a CPU; and related peripheral devices; characterized in that it further includes: a terminal device, one end of which is connected to a horse Up to the above two CPU sockets correspond to the CPU's GTL + busbar 'and a switch control
第4頁 五 發明說明(2) 裝置,酉己罟於 、 間·复 ;電源裝置和上述終端裝置之另一端部之 制裝置:Ui述CPU插槽僅配置〆個CPU時,上述開關控 曰上配置有CPIJ時,上述特定信號位於一第一 h ^ ^ 述開關控制裝置斷路;當上述任一個CPU插插 上未配置右「pTT n士 ^ m if 卜 有PU蚪,上述特定信號位於一第二位準,而 逃開關控制裝置導通 圖式之簡單說明: 為讓本發明之上述目的、特徵、和優點能更明顯易 ,下文特舉兩較佳實 配合所附圖式 明如下: 丨彳 | 、佩砰細說 f 1圖係顯示依據本發明之第一實施例線路方塊圖; 冲 第2圖係顯示依據本發明之第二實施例線路方塊圖, 符號說明: 同。 1 - 2〜CPU插槽;3〜終端裝置;4〜開關控制裝置;队 端電壓源;6〜邏輯控制裝置。 、、'ς 實施例一: ip 第1圖顯示依據本發明之第一實施例線路方塊圖。女 第一圖所示,本發明之雙CPU主機板包括··兩個⑶^插槽 (1、2),用以配置CPl];以及,相關之周邊裝置(未曰 式)。 其特徵在於,更包括:一終端裝置3,其一端部 至上述兩個CPU插槽對應於CPU之GTL+匯流排上;以及,(5) Description of the invention on page 4 (2) The device, which is connected to the power supply device and the other end of the above-mentioned terminal device: When the CPU socket is configured with only one CPU, the above-mentioned switch controls When CPIJ is configured, the specific signal is located at a first h ^ The switch control device is disconnected; when any of the above CPUs are plugged in and not configured with the right "pTT n ^ m if there is PU 蚪, the specific signal is located at a The second level is a brief description of the conduction pattern of the escape switch control device: In order to make the above-mentioned objects, features, and advantages of the present invention more obvious and easier, the following two specific examples are given below to illustrate the following:彳 |, Pei bang elaborate f 1 shows a block diagram of the circuit according to the first embodiment of the present invention; Figure 2 shows a block diagram of the circuit according to the second embodiment of the present invention, the symbol description: the same. 1-2 ~ CPU slot; 3 ~ terminal device; 4 ~ switch control device; team-side voltage source; 6 ~ logic control device. First embodiment: ip Figure 1 shows a circuit block according to the first embodiment of the present invention. Figure. Female first picture shown, this Mingzhi's dual CPU motherboard includes ... two CD ^ slots (1, 2) for configuring CPl]; and related peripheral devices (unsigned). It is characterized by including a terminal device 3, Its one end to the above two CPU sockets corresponds to the GTL + bus of the CPU; and,
第5頁 521190Page 5 521190
開關控制裝置4,配置於一終端電壓源5和上述終端裝置3 之另一端部之間。又,上述兩個CPU插槽之GTL+匯流排部 分係並連。 其中,在此實施例中,上述終端裝置可由複數個電随 為R所構成,每一上述電阻]^之一端均耦接至上述開關控制 裝置4 ’而另外一端則分別耦接至上述GTL+匯流排上之各 個信號端。另外,上述終端裝置亦可以是一個排阻器。上 述開關控制裝置4在此實施例中為一 NM〇s電晶體。上述炊 端電壓源為1 · 5 V。 '、 田上述cpu插槽僅配置一個CPU時(例如僅在cpu插槽i ϊ i i己置cpu #ι),上述開關控制裝置4,藉由一特定信號 驅2而導通,促使上述終端裝置3發揮其效用。 作赛了 I 將CPU插槽2對應於CPU #2 2SL0T0CC#輸出端之 ϋ \為上述特定信號。當上述cpu插槽2上配置有cpu 關ί制特定信號〇PSLOTOCC#)為低位準,而使上述開 cpu之動作。告μ、+、電日日體)斷路,如此即不影響正常雙 特定信F為°古\卫述⑽插槽2上沒有配置CpU #2時,上述 實施例二: π饰早一CPU運作之正常。 第 其 二實施例'比第_^據本^明之第二實施例線路方塊圖 他和第-實施例:::穿=了-個邏輯控制裝置6 上、+、、r沾k 衣置則以相同之符號代表。 a、 I制裝置6,在此實施例中為-0R閘電路The switching control device 4 is disposed between a terminal voltage source 5 and the other end of the terminal device 3. In addition, the GTL + bus sections of the two CPU sockets are connected in parallel. Wherein, in this embodiment, the above-mentioned terminal device may be constituted by a plurality of resistors R, and each of the above resistors is coupled to the above-mentioned switch control device 4 ′ and the other end is respectively coupled to the above-mentioned GTL + bus. Each signal terminal on the row. In addition, the above-mentioned terminal device may also be a resistor. The above-mentioned switching control device 4 is an NMOS transistor in this embodiment. The above-mentioned voltage source at the cooking terminal is 1 · 5 V. '. When the above CPU slot is configured with only one CPU (for example, only the CPU slot i c ii has a CPU # ι), the above-mentioned switch control device 4 is turned on by a specific signal driver 2 to promote the above-mentioned terminal device 3 Make it work. I played the match. I corresponded to CPU socket 2 with the output of CPU # 2 2SL0T0CC #. Ϋ \ is the above specific signal. When the CPU slot 2 is configured with a CPU switch specific signal (PSLOTOCC #) to a low level, the CPU is turned on. (Reporting μ, +, Electricity, Sun and Sun) open circuit, so that it does not affect the normal dual specific letter F is ° ancient \ Wei Shu⑽ ⑽ Slot 2 is not configured with CpU # 2, the above second embodiment: π decorated earlier CPU operation It's normal. The second embodiment is a circuit block diagram of the second embodiment according to the second embodiment of the present invention, and the first embodiment: :: wear = a logic control device 6, + ,, and r are placed on the clothes. Represented by the same symbol. a, I system device 6, in this embodiment -0R gate circuit
521190521190
其輸入端分別耦接上述兩個CPU插槽(1、2)上分別對鹿於 兩個CPU #1和CPU #2之SL0T0CC#信號輸出端之第一信"號 (SL0T0CC#1)、和第二信號(SL0T0CC#2);而輸出 信號給上述開關控制裝置4(在此實施例中亦為一 當上述兩個CPU插槽(1、2)配置有CPU時,上述第一、 第二信號(SL0T0CC#1、SL0T0CC#2)均為低位準,,〇”,因此 上述OR閘電路所輸出之上述特定信號係位於低位準,,〇,,^ 使得NMOS電晶體斷路,如此即不影響正常雙cpu之動。Its input end is respectively coupled to the first letter " number (SL0T0CC # 1) of the SL0T0CC # signal output end of the two CPU sockets (1, 2) to the two CPU # 1 and CPU # 2. And a second signal (SL0T0CC # 2); and output a signal to the above-mentioned switch control device 4 (also in this embodiment, when the two CPU sockets (1, 2) are configured with a CPU, the above-mentioned first, first The two signals (SL0T0CC # 1, SL0T0CC # 2) are both low level, 0 ", so the above specific signal output by the OR gate circuit is at a low level, and, 0 ,, ^ causes the NMOS transistor to be disconnected. Affects the movement of normal dual cpu.
當上述CPU插槽2未配置有CPU #2,時,SL〇T〇cc二 號係位於高位準”1”,而SL0T0CC#1信號則位於低位準。 此,上述⑽閘電路所輸出之上述特定信號係位於 同位準1 ,使上述NM0S電晶體導通,上述終端裝置3 可發揮作用,確保單一CPU運作之正常。 p 同理’當上述CPU插槽1未配置有(^1| ,時, SL0T0CC#1信號係位於高位準” Γ,,而SL〇T〇cc# ,低位準因此,上述〇R閘電路所輸出之上述^定 ,係位於高位準"丨”,使上述心⑽電晶體導通,上述錢^ 衣置3即可發揮作用,確保單一CPU運作之正常。 、When CPU # 2 is not configured in the above-mentioned CPU socket 2, the SL0T0cc number 2 is at the high level "1", and the SL0T0CC # 1 signal is at the low level. Therefore, the above-mentioned specific signal outputted by the above-mentioned brake circuit is located at the same level 1 so that the NMOS transistor is turned on, and the above-mentioned terminal device 3 can play a role to ensure the normal operation of a single CPU. The same principle applies when the above-mentioned CPU socket 1 is not configured with (^ 1 |, the SL0T0CC # 1 signal is at the high level "Γ, and the SL〇T〇cc #, the low level. The above-mentioned output of the output is at a high level " 丨 ", so that the above-mentioned cardiac transistor is turned on, and the above-mentioned money set 3 can play a role to ensure the normal operation of a single CPU.
雖然本發明已以兩個較佳實施例揭露如上,鈇 用:限定本發明’任何熟悉本項技藝者,在不脫離;; 之精神和範圍内,當可做此畔之爭勤知㈣个:離本發明 夕仅罐# m l、 二开之更動和潤飾,因此本發日JE /、濩乾圍S視後附之申請專利範圍所界定者為準。Although the present invention has been disclosed as above with two preferred embodiments, it is useful: to limit the present invention to 'anyone familiar with the art without departing from it; : From the evening of the present invention, only the jar # ml, the modification and refurbishment of Erkai, so JE /, Qianganwei S on the date of issue will be determined by the scope of the attached patent application.
第7頁Page 7
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88101291A TW521190B (en) | 1999-01-28 | 1999-01-28 | Dual-CPU motherboard capable of using single CPU without installing terminal card |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88101291A TW521190B (en) | 1999-01-28 | 1999-01-28 | Dual-CPU motherboard capable of using single CPU without installing terminal card |
Publications (1)
Publication Number | Publication Date |
---|---|
TW521190B true TW521190B (en) | 2003-02-21 |
Family
ID=28036780
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW88101291A TW521190B (en) | 1999-01-28 | 1999-01-28 | Dual-CPU motherboard capable of using single CPU without installing terminal card |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW521190B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7917775B2 (en) | 2006-10-18 | 2011-03-29 | Asustek Computer Inc. | Power supply system |
-
1999
- 1999-01-28 TW TW88101291A patent/TW521190B/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7917775B2 (en) | 2006-10-18 | 2011-03-29 | Asustek Computer Inc. | Power supply system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100259841B1 (en) | A hot plug of pci bus using single chip | |
JP3547243B2 (en) | Wall-mounted outlet with DC current output | |
JP4236410B2 (en) | USB identification using lookup table | |
US7419379B2 (en) | Computer system and interface card module thereof | |
CN102841635A (en) | Server cabinet system | |
KR960015205A (en) | Integrated processor including device for multiplexing external pin signals | |
EP1057096A2 (en) | Data carrier with obscured power consumption | |
JPH1195884A (en) | Double-voltage pci connector | |
CN101542453A (en) | Systems and methods for providing co-processors to computing systems | |
US20020097555A1 (en) | Small form factor computer | |
TW521190B (en) | Dual-CPU motherboard capable of using single CPU without installing terminal card | |
TWI694335B (en) | Memory card adaptor and memory device | |
TW422947B (en) | Microcomputer having reset control function | |
US7080264B2 (en) | Methods and apparatus for providing microprocessor firmware control of power sequencing on a CPCI card | |
TW201939895A (en) | Electronic device and hot-plug protection circuit | |
CN211124026U (en) | Multi-hard disk storage device | |
CN100596239C (en) | Circuit board components | |
CN205983345U (en) | CPEX backplate with multi -functional compatibility | |
TW539986B (en) | Multi-functional expansion box for computer | |
TWI762685B (en) | Printed circuit board | |
JPH088134B2 (en) | Common adapter card that plugs into computers with different bus architectures | |
TW201021025A (en) | Power control circuit of ODD, portable computer and power management and method thereof | |
TWI240868B (en) | Servers | |
TW571198B (en) | Motherboard and its combination circuit | |
JP2000330926A5 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |