TW498426B - Dry development method - Google Patents
Dry development method Download PDFInfo
- Publication number
- TW498426B TW498426B TW90119522A TW90119522A TW498426B TW 498426 B TW498426 B TW 498426B TW 90119522 A TW90119522 A TW 90119522A TW 90119522 A TW90119522 A TW 90119522A TW 498426 B TW498426 B TW 498426B
- Authority
- TW
- Taiwan
- Prior art keywords
- dry development
- resist
- resist layer
- patent application
- scope
- Prior art date
Links
Landscapes
- Drying Of Semiconductors (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
Abstract
Description
498426498426
發明領域: 雙層 並解 本發明係有關於一種微影製程技術, 阻劑之乾式顯影法,可有效提昇微影 決光阻圖案邊緣粗糙的問題。 特別是一種具 製程之解析度 有 相關技術說明: 在半導體積體電路的製程技術中, :有:於,=程的發…。在光阻製程技ί;:;幵 由於使用皁層綠的微影技術已不能滿足未來= ▲要’因此雙層光阻的微影技術逐漸受到重視。舉例而 吕,將雙層光阻技術並運用193奈米(nm)之曝 , 可將線寬提升到0.10 為進一步了解本發明之口 =下參照第la到Id圖說明習知具有雙層阻劑之乾式顯 程0 η首先,請參照第la圖,在半導體基底1〇上,例如一矽 曰曰圓,依序形成一絕緣層2、第一阻劑層4及第二阻劑層 6 ,其中第二阻劑層6係一含矽光阻且厚度薄於第一阻劑層 4,隨即經曝光、濕式顯影將曝光部分的含矽光阻6加以去 除後,即可得到第二阻劑圖案6a,如第lb圖所示。此時, 以氧電漿進行反應性離子蝕刻(reactive i〇n etching, RIE),由於含矽光阻圖案6&會形成二氧化矽,而保護下 方的第一阻劑層4不被餘刻,而其未被保護的部分將被電 漿餘刻分解而形成第一阻劑圖案4a,如第lc圖所示,此步 驟即所謂的”乾式顯影"。此項製程的優點係在第一阻劑層FIELD OF THE INVENTION: Double-layer solvation The present invention relates to a lithography process technology and a dry development method of a resist, which can effectively improve the problem of lithography and rough edges of photoresist patterns. In particular, it has a resolution of a process. There is a related technical description: In the process technology of a semiconductor integrated circuit, there are: In the photoresist process technology: Because the lithography technology using soap layer green can no longer meet the future = ▲ 要 ’, the lithography technology of double-layer photoresist is gradually receiving attention. For example, Lu uses the double-layer photoresist technology and 193 nanometer (nm) exposure to increase the line width to 0.10. To further understand the present invention, the following description refers to the conventional double-layer resistance with reference to the la to id diagrams. The dry display range of the agent is 0 η. First, referring to FIG. 1a, an insulating layer 2, a first resist layer 4, and a second resist layer 6 are sequentially formed on a semiconductor substrate 10, such as a silicon wafer. Among them, the second resist layer 6 is a silicon-containing photoresist and is thinner than the first resist layer 4, and then the silicon-containing photoresist 6 in the exposed part is removed by exposure and wet development, and a second The resist pattern 6a is shown in FIG. 1b. At this time, reactive ion etching (RIE) is performed with an oxygen plasma. Since the silicon-containing photoresist pattern 6 & will form silicon dioxide, the first resist layer 4 underneath is protected from being etched. And the unprotected part will be decomposed by the plasma to form the first resist pattern 4a. As shown in Figure lc, this step is called "dry development". The advantage of this process is that A resist layer
0503-6504W;TSMC2001-0397;spin.ptd 第4頁 4984260503-6504W; TSMC2001-0397; spin.ptd Page 4 498426
上官有fct*一 r氧化石夕保β蔓’故在後續的餘刻製程中將能得到高 (aspect rati0)的圖案。對於解析度方面,由於 含梦光阻6塗覆的愿;ΐρ私# ^ 而,氧電聚的侧向:刻強而圖Λ=能/昇。然 (π 、 挪刎性較強,而有光阻圖案邊緣輪廓 (Pr〇flle)不佳的情形,同樣如第lc圖所示。 B、=此,6月參照第1 d圖,在去除第二阻劑圖案6a之後, 、盖^主一阻劑圖案4&作為餘刻罩幕來姓刻絕緣層2而形成 =3時,由於第一阻劑圖案“輪廓不佳,所以造成溝槽3Shangguan has fct * -r oxide stone Xibao β-mangan ’, so it will be able to obtain a high aspect rati0 pattern in the subsequent remaining processes. In terms of resolution, due to the wish of the photoresist containing the photoresist 6 coating; 而 ρ 私 # ^ However, the lateral direction of the oxygen polymerization: strong and the figure Λ = can / liter. However, (π and 刎 are strong, and the photoresist pattern edge profile (Pr0flle) is not good, as shown in Figure lc. B, = this, in June with reference to Figure 1 d, removing After the second resist pattern 6a, the cap ^ main one resist pattern 4 & is used as a engraved mask to form the insulation layer 2 to form = 3, because the first resist pattern "is poor in outline, resulting in a trench 3
f廊,而導,鍵圖形尺寸(critical dimension,CDGallery f, and guide, critical dimension (CD
=易控制。儘管可藉由在低溫下進行氧電漿蝕刻來改善 則向蝕刻效應,但是製程較為繁複且生產成本高。 σ Α為fi外,也有習知方法使用二氧化硫(S〇2 )及氧氣作 為蝕刻反應氣體來改善側向蝕刻效應,然而反應室的狀雖 不易控制而造成製程穩定性不佳及產品再現性不高的缺 =如並且經過乾式顯影後的含石夕光阻圖案,其邊緣輪廓非 二粗糙。由於雙層光阻製程極可能是未來積體電路最主要 的光阻技術,因此實有必要針對上述問題加以改善。 有鑑於此,本發明的主要目的就是提供一種具有= Easy to control. Although the plasma etching effect can be improved by performing oxygen plasma etching at a low temperature, the process is complicated and the production cost is high. σ Α is fi. There are also conventional methods to use sulfur dioxide (SO2) and oxygen as the etching reaction gas to improve the side etching effect. However, the shape of the reaction chamber is not easy to control, resulting in poor process stability and poor product reproducibility. High defect = such as and after the dry development of the stone-containing photoresist pattern, its edge contour is non-rough. Since the double-layer photoresist process is likely to be the most important photoresist technology for integrated circuits in the future, it is necessary to improve the above problems. In view of this, the main object of the present invention is to provide a
影法,藉由利用一氧化碳氣體、氧氣及氩‘ 為乾式颁衫之反應氣體,以有效提昇解析度並解決 圖案邊緣粗糙的問題。 發明概述: 本發明之目的在於提供一種具有雙層阻劑之乾式顯影In the shadow method, by using carbon monoxide gas, oxygen and argon as reaction gases for dry shirts, the resolution is effectively improved and the problem of rough edges of the pattern is solved. Summary of the invention: The object of the present invention is to provide a dry development with a double-layer resist.
498426498426
法,以在微影製程中獲得較佳的解析度,進而具有較佳的 微影製程容忍度(process window)及易於控制關鍵圖形 尺寸(critical dimension, CD ) 〇 本發明之另一 顯影法,以解決光 根據上述之目 式顯影法,適用於 目的在於提供^ 阻圖案邊緣粗糙 的,本發明提供 一半導體基底, 基底上形成一絕緣層、一第一阻劑 案化第二阻 層之表面; 體、氧氣及 者,在完成 恢復反應室 種具有 的問題 一種具 包括下 層及一 劑圖案 一阻劑 面,其 以完成 一反應 劑層, 以及電 第一阻劑圖案並 氬氣作 圖案轉 之初始 以形成一第二阻 漿蝕刻露出之第 露出絕緣層之表 為反應氣體,藉 移之後,更包括 狀態。 雙層阻劑之乾式 〇 有雙層阻劑之乾 列步驟:依序在 第二阻劑層;圖 並露出第一阻劑 層表面,以形成 中以一氧化碳氣 圖案之轉移。再 室清理步驟,以Method in order to obtain better resolution in the lithography process, thereby having better lithography process tolerance (process window) and easy control of critical dimension (CD). Another development method of the present invention, In order to solve the problem, according to the above-mentioned eye-type development method, the invention is suitable for providing a rough edge of the resist pattern. The present invention provides a semiconductor substrate, an insulating layer is formed on the substrate, and a surface of a second resist is formed by a first resist The body, oxygen, and other problems in completing the recovery reaction chamber include a lower layer and a dose pattern and a resist surface, which are used to complete a reactant layer, and the electrical first resist pattern is patterned with argon gas. Initially, the surface of the first exposed insulation layer exposed by the formation of a second resist slurry is used as a reaction gas. After borrowing, the state is included. Dry type of double-layer resist 〇 Dry step with double-layer resist: Step on the second resist layer in sequence; the surface of the first resist layer is exposed to form a pattern of carbon monoxide gas transfer in the middle. Room cleanup steps to
圖式之簡單說明: 為讓本發明之上述目的、特徵和優點能更明顯易懂, 下文特舉較佳實施例,並配合所附圖式,作詳細說明如 下: 第1 a到1 d圖係繪示出習知之具有雙層阻劑之乾式顯影 方法; 第2 a到2 e圖係繪示出根據本發明第一實施例之具有雙 層P且劑之乾式顯影方法; 第3a到3e圖係繪示出根據本發明第二實施例之具有雙Brief description of the drawings: In order to make the above-mentioned objects, features, and advantages of the present invention more comprehensible, the following describes the preferred embodiments in detail with the accompanying drawings, as follows: Figures 1 a to 1 d Figure 2 shows a conventional dry development method with a double-layer resist; Figures 2a to 2e show a dry development method with a double-layer P and agent according to the first embodiment of the present invention; Figures 3a to 3e The drawing shows a dual-portion device according to a second embodiment of the present invention.
498426 五、發明說明(4) 層阻劑之乾式顯影方法 [符號說明] 2、 1 0 2、2 0 2〜絕緣層; 3、 103〜溝槽; 4、 1 0 4、2 0 4〜第一阻劑層; 4a、104a、204a〜第一阻劑圖案 6、1 0 6、2 0 6〜第二阻劑層; 6a、206、206a〜第二阻劑圖案; 10、100、200〜半導體基底; 201〜終止層; 2 0 3〜介層洞; 203a〜接觸窗。 較佳實施例之詳細說明: 說明本發明第一實施例之具有 且應用於後續蝕刻製程以形成 以下參照第2a到2e圖 雙層阻劑之乾式顯影方法 一溝槽。 首先,請參照第2a圖,提供一半導體基底1〇〇,例如 一矽晶圓’並接著依序在基底1〇〇上形成一絕緣層1〇2、_ 第一阻劑層104及一第二阻劑層1〇6。其中,第一阻劑層 104係一不含矽之有機光阻,其厚度在100〇到5〇〇〇埃(人 )的範圍;第二阻劑層1 〇 6係一含矽之有機光阻,適用於 193奈米(nm )波長之曝光光源,其厚度薄於第一阻劑層 0503-6504T^if;TSMC2001-0397;spin.ptd 第7頁 498426498426 V. Description of the invention (4) Dry development method of layer resist [Symbol description] 2, 1 0 2, 2 0 2 ~ insulation layer; 3, 103 ~ groove; 4, 1 0 4, 2 0 4 ~ first A resist layer; 4a, 104a, 204a ~ first resist pattern 6, 106, 2 06 ~ second resist layer; 6a, 206, 206a ~ second resist pattern; 10, 100, 200 ~ Semiconductor substrate; 201 ~ stop layer; 203 ~ via hole; 203a ~ contact window. Detailed description of the preferred embodiment: The first embodiment of the present invention is described and is applied to a subsequent etching process to form a trench for a dry development method with reference to Figures 2a to 2e. First, please refer to FIG. 2a, provide a semiconductor substrate 100, such as a silicon wafer, and then sequentially form an insulating layer 102, a first resist layer 104, and a first substrate on the substrate 100. Two resist layer 106. The first resist layer 104 is a silicon-free organic photoresist, and the thickness is in the range of 100 to 5000 angstroms (person). The second resist layer 106 is a silicon-containing organic photoresist. Resistance, suitable for exposure light source with a wavelength of 193 nanometers (nm), which is thinner than the first resist layer 0503-6504T ^ if; TSMC2001-0397; spin.ptd page 7 498426
五、發明說明(5) 104且在500到3000埃(A)的範圍。 接下來’睛參照第2 b圖’藉由習知微影技術,例如以 氟化氬(ArF ) 193奈米雷射深紫外光(DUV )作為曝光光 源’並以濕式顯影法形成第一阻劑圖案1 〇 6 a並露出第一阻 劑104表面。接著,藉由感應耦合電漿法(inductively coupled plasma, ICP )及互感器耦合電漿法 (transformer coupled plasma,TCP)之其中一種來乾 式顯影所露出的第一阻劑1 〇 4表面,以形成第一阻劑圖案 104a並路出絕緣層1〇2表面。亦即,藉由雙射頻(duai^F )功率餘刻機來電漿钱刻露出的第一阻劑1〇4表面,其中 一射頻功率用以產生電漿,另一射頻功率用以控制離子轟 擊(ion bombardment )。在本實施例中,乾式顯影製程 係以二氧化碳(C0)、氧氣(〇2)及氬氣(Ar)作為蝕刻 反應氣2,其中一氧化碳的流量在1〇到5〇〇〇 sccm的範 圍;氧氣的流量在1到5〇 ^㈣的範圍;氬氣的流量在5〇到 1 000 seem的範圍且使得%流量:c〇流量維持在1 : ι〇 ι〇〇 的比例。如此,可順利將第二阻劑圖案丨〇 6a轉移至第一阻 劑層104/如第2c圖所示,且改善了習知方法(亦即,僅 使用氧氣作為乾式顯影之反應氣體)需在低溫製程下進行 的缺點且仍保有乾式顯影之優點,亦即具有較佳的解析 在完成本發明之乾式顯 及2e圖。在去除第二阻劑圖 劑圖案1 0 4 a作為餘刻罩幕來 影之後’接下來,請參照第2d 案1 06a之後,接著利用第一阻 触刻絕緣層1 0 2表面以形成一5. Description of the invention (5) 104 and in the range of 500 to 3000 Angstroms (A). Next, "eyes refer to Figure 2b", by the conventional lithography technology, for example, argon fluoride (ArF) 193nm laser deep ultraviolet (DUV) is used as the exposure light source 'and the first method is formed by a wet development method. The resist pattern 106a and exposes the surface of the first resist 104. Next, the exposed surface of the first resist 104 is dry-developed by one of an inductively coupled plasma (ICP) method and a transformer coupled plasma (TCP) method to form a dry surface. The first resist pattern 104a is parallel to the surface of the insulating layer 102. That is, the surface of the first resist 104, which is exposed by a dual radio frequency (duai ^ F) power engraving machine, is engraved with plasma money, in which one radio frequency power is used to generate plasma and the other radio frequency power is used to control ion bombardment. (Ion bombardment). In this embodiment, the dry development process uses carbon dioxide (C0), oxygen (02), and argon (Ar) as the etching reaction gas 2, wherein the flow rate of carbon monoxide is in the range of 10 to 5000 sccm; oxygen The flow rate is in the range of 1 to 50 ㈣㈣; the flow rate of argon is in the range of 50 to 1 000 seem and the% flow rate: co flow rate is maintained at a ratio of 1: ιιιο〇. In this way, the second resist pattern can be smoothly transferred to the first resist layer 104 / as shown in FIG. 2c, and the conventional method is improved (that is, only oxygen is used as a reactive gas for dry development). Disadvantages of performing under low temperature process and still maintain the advantages of dry development, that is, have better analysis of the dry display and 2e diagram of the present invention. After removing the second resist pattern 1 0 4 a as a shadow mask, ’Next, please refer to 2d case 1 06a, and then use the first resist to touch the surface of the insulating layer 102 to form a
發明說明(6) 溝槽1 0 3。由於使用上述比例的惫名 反應氣ϋ,因&可有效解決阻劑圖、一氧化碳氣體作為 得較佳輪廓的_。3最後,\圖上邊緣粗糙的問題而獲 完成圖案之轉移。^灸去除第一阻劑圖案^以 (夫Ϊ外、’ Ϊ完成Ϊ案之轉移之後’可接著進行反應室 即藉由製程中的電襞去除沉積於反應 扩噌只t'亏木源',例如製程中所形成的有機聚合物等,以 應室之初始潔淨狀態,進而維持製程的穩定性 品的再現性。 ^參照第3af^e圖’說明本發明第二實施例之具有 雙:阻劑之乾式顯影方法’且應用於後續蝕刻製程 一接觸窗。 首先’請參照第3a圖,提供一半導體基底2〇〇,例如 一矽晶圓,其上形成有半導體元件(未繪示),接著依序 在基底200上形成一終止層2〇1、一絕緣層go?、一第一阻 劑層204及一第二阻劑層206。其中,第—阻劑層2〇4及第 二阻劑層206的材質與厚度均以第一實施例相同,此處不 加以贅述。 接下來,請參照第3b圖,同樣藉由第一實施例之方法 來形成第二阻劑圖案2 0 6 a並露出第一阻劑2 〇 4表面。接 著’藉由感應搞合電漿法(ICP)及互感器耦合電漿法 (TCP )之其中一種來乾式顯影所露出的第一阻劑2〇4表 面’以形成第一阻劑圖案2〇4a並露出絕緣層202表面。在 第二實施例中,乾式顯影製程同樣係以一氧化碳(c〇 )、Description of the invention (6) Trenches 1 0 3. Because of the exhaustion of the above-mentioned ratio of exhaustion, because of & can effectively solve the resist map, carbon monoxide gas as a better profile. 3Finally, the problem of rough edges on the picture is achieved to complete the transfer of the pattern. ^ Remove the first resist pattern with moxibustion ^ After the transfer of the case is completed, you can then proceed to the reaction chamber, that is, remove the deposits deposited in the reaction and expand it by using the electrical process in the process. For example, the organic polymer formed in the manufacturing process is used to maintain the reproducibility of the stable product in the initial clean state of the chamber. ^ Referring to Figure 3af ^ e, the second embodiment of the present invention has two features: The dry development method of the resist is applied to a contact window in the subsequent etching process. First, please refer to FIG. 3a to provide a semiconductor substrate 200, such as a silicon wafer, on which a semiconductor element is formed (not shown). Then, a termination layer 201, an insulating layer go ?, a first resist layer 204, and a second resist layer 206 are sequentially formed on the substrate 200. Among them, the first and second resist layers 204 and The material and thickness of the second resist layer 206 are the same as in the first embodiment, and will not be repeated here. Next, referring to FIG. 3b, the second resist pattern 20 is also formed by the method of the first embodiment. 6 a and exposed the surface of the first resist 2 04. Then, 'inductive One of the plasma method (ICP) and the transformer-coupled plasma method (TCP) is used to dry develop the exposed surface of the first resist 205 ′ to form a first resist pattern 204a and expose the surface of the insulating layer 202. In the second embodiment, the dry development process is similarly performed with carbon monoxide (c0),
0503-6504TWf;TSMC2001-0397;spin.ptd 498426 五、發明說明(7) 氧氣(〇2 )及氬氣(Ar )作為蝕刻反應氣體,如第一實施 例所述。其中,一氧化碳的流量在1〇到5〇〇〇 sccm的範 圍,氧氣的流量在1到50 seem的範圍;氬氣的流量在50到 1 000 seem的範圍且使得〇2 : c〇維持在i : i oq 〇〇的比例。 如此,可得到第一實施例之優點,如第“圖所示。 同樣地’在完成本發明之乾式顯影之後,接下來,請 參照第3d圖。在去除第二阻劑圖案2〇6&之後,接著利用第 一阻劑圖案204a作為姓刻罩幕來蝕刻絕緣層丨〇2表面以形 成一介層洞2 0 3並露出終止層2 〇工表面。由於使用上述比例 的氧氣及一氧化碳氣體作為蝕刻反應氣體,因此同樣地獲 得較佳輪廓的介層洞2 〇 3。 最,’請參照第3e圖,在去除第一阻劑圖案1〇43之 後’接著姓刻去除露出的終止層2〇1表面並露出基底2〇〇表 面而完成接觸窗203a之製作。 如同第一實施例’完成圖案轉移之後,可進行反應室 清理,以維持製程的穩定性及產品的再現性。 如以上所述’根據本發明之乾式顯影法,可有效提昇 解析度而具有較佳的製程容忍度及易於控制關鍵圖形尺寸 (CD )的優點且有效解決光阻圖案邊緣粗糙的問題而得到 較佳輪廊的溝槽及接觸窗。因此,可應用於具高積集度之 積體電路的微影製程以及淺溝槽隔離(shaU〇w trench isolation, STI)製程與鑲篏(damascene)製程。 雖然本發明已以較佳實施例揭露如上,然其並非用以 限定本發明’任何熟習此項技藝者,在不脫離本發明之精0503-6504TWf; TSMC2001-0397; spin.ptd 498426 V. Description of the invention (7) Oxygen (02) and argon (Ar) are used as etching reaction gases, as described in the first embodiment. Among them, the flow rate of carbon monoxide is in the range of 10 to 5000 sccm, the flow rate of oxygen is in the range of 1 to 50 seem; the flow rate of argon is in the range of 50 to 1,000 seem, and 〇2: c〇 is maintained at i : The ratio of i oq 〇〇. In this way, the advantages of the first embodiment can be obtained, as shown in the figure. Similarly, after completing the dry development of the present invention, please refer to FIG. 3d. After removing the second resist pattern 206 & After that, the first resist pattern 204a is used as a mask to etch the surface of the insulating layer to form a via hole 203 and expose the surface of the termination layer 20. Because the above proportions of oxygen and carbon monoxide gas are used as The reactive gas is etched, so that the via hole 2 with a better profile is obtained in the same way. Most, 'Please refer to FIG. 3e, after removing the first resist pattern 1043', and then remove the exposed termination layer 2. 1 surface and exposed the 2000 surface of the substrate to complete the production of the contact window 203a. As in the first embodiment, after the pattern transfer is completed, the reaction chamber can be cleaned to maintain the stability of the process and the reproducibility of the product. As described above 'According to the dry development method of the present invention, it can effectively improve the resolution, has better process tolerance, and is easy to control the key graphic size (CD), and effectively solves the rough edges of the photoresist pattern. The problem is to obtain better grooves and contact windows for the corridor. Therefore, it can be applied to the lithography process of integrated circuits with high integration and the shallow trench isolation (STI) process and inlay. (Damascene) process. Although the present invention has been disclosed as above with preferred embodiments, it is not intended to limit the present invention. 'Any person skilled in the art will not depart from the essence of the present invention.
第10頁 498426 五、發明說明(8) 神和範圍内,當可作更動與潤飾,因此本發明之保護範圍 當視後附之申請專利範圍所界定者為準。 Ι·ΒΙ 0503-6504TWf;TSMC2001-0397;spin.ptd 第11頁Page 10 498426 V. Description of the invention (8) Within the scope of God and God, modifications and retouching can be made. Therefore, the scope of protection of the present invention shall be determined by the scope of the attached patent application. ΙΒΙ 0503-6504TWf; TSMC2001-0397; spin.ptd p. 11
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90119522A TW498426B (en) | 2001-08-09 | 2001-08-09 | Dry development method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90119522A TW498426B (en) | 2001-08-09 | 2001-08-09 | Dry development method |
Publications (1)
Publication Number | Publication Date |
---|---|
TW498426B true TW498426B (en) | 2002-08-11 |
Family
ID=21679015
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW90119522A TW498426B (en) | 2001-08-09 | 2001-08-09 | Dry development method |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW498426B (en) |
-
2001
- 2001-08-09 TW TW90119522A patent/TW498426B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI380350B (en) | Double patterning strategy for contact hole and trench in photolithography | |
TWI391987B (en) | Methods for processing a photolithographic reticle | |
TWI424469B (en) | Double patterning strategy for contact hole and trench | |
US9064813B2 (en) | Trench patterning with block first sidewall image transfer | |
TWI375991B (en) | Method for multi-layer resist plasma etch | |
TWI302716B (en) | Methods for etching photolithographic reticles | |
US20180138078A1 (en) | Method for Regulating Hardmask Over-Etch for Multi-Patterning Processes | |
JP2009076661A (en) | Method for manufacturing semiconductor device | |
US20110121457A1 (en) | Process for Reversing Tone of Patterns on Integrated Circuit and Structural Process for Nanoscale Production | |
KR20020061480A (en) | Fine pattern forming method, semiconductor device manufacturing method, and semiconductor device | |
JP4004014B2 (en) | Method for forming resist pattern | |
US20030219988A1 (en) | Ashable layers for reducing critical dimensions of integrated circuit features | |
TW200845121A (en) | Method for forming fine pattern of semiconductor device | |
TW200524002A (en) | Line edge roughness reduction for trench etch | |
TW200807502A (en) | Method of forming a semiconductor device | |
TW201543564A (en) | Semiconductor fabrication method | |
CN112017946A (en) | Forming method of semiconductor structure and transistor | |
KR20100134418A (en) | Method for forming contact hole using spacer patterning technology | |
KR20020000481A (en) | Fine pattern formation method and semiconductor device or liquid crystal device manufacturing method employing this method | |
WO2007116515A1 (en) | Semiconductor device, process for producing the same, method of dry etching, and process for fabricating wiring material | |
US8071487B2 (en) | Patterning method using stacked structure | |
TW200824002A (en) | Method for fabricating semiconductor device | |
TW498426B (en) | Dry development method | |
US6214737B1 (en) | Simplified sidewall formation for sidewall patterning of sub 100 nm structures | |
KR100816210B1 (en) | Method of fabricating semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |