TW488086B - Light emitting compound semiconductor device and its manufacturing method - Google Patents

Light emitting compound semiconductor device and its manufacturing method Download PDF

Info

Publication number
TW488086B
TW488086B TW089118295A TW89118295A TW488086B TW 488086 B TW488086 B TW 488086B TW 089118295 A TW089118295 A TW 089118295A TW 89118295 A TW89118295 A TW 89118295A TW 488086 B TW488086 B TW 488086B
Authority
TW
Taiwan
Prior art keywords
layer
type
gan
light
type semiconductor
Prior art date
Application number
TW089118295A
Other languages
Chinese (zh)
Inventor
Ming-Der Lin
Original Assignee
Highlink Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Highlink Technology Corp filed Critical Highlink Technology Corp
Priority to TW089118295A priority Critical patent/TW488086B/en
Priority to JP2001003249A priority patent/JP2002094116A/en
Application granted granted Critical
Publication of TW488086B publication Critical patent/TW488086B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/32257Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the layer connector connecting to a bonding area disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49107Connecting at different heights on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Devices (AREA)

Abstract

This invention provides a light emitting compound semiconductor device with single wire bonding, such as blue-light, green-light and bluish-green-light light emitting diode (LED), and its manufacturing method. The light emitting compound semiconductor device contains a GaN type semiconductor layer structure formed on an insulative substrate. The GaN type semiconductor layer structure includes an N type layer at the bottom, a P type layer at the top and a light-generating active layer sandwiched by the N type layer and the P type layer. The periphery area of the GaN type semiconductor layer structure is etched so that the exposed surface pf the periphery portion of the n type layer is lower than the central surface of the N type layer. An N type electrode is formed on the exposed surface of the N type layer, while a P type electrode is formed on the P type layer without electrically connecting with the N type electrode. A conductive layer is used to cover the sidewall and bottom surface of the insulative substrate and to electrically connect with the N type electrode. It is preferable to have an adhesion layer between the conductive layer and the sidewall and bottom surface of the insulative substrate to improve adhesion performance. According to this invention, the conductive layer can be a mirror reflector or a transparent layer.

Description

488086 五、發明說明(1) 發 表本發明係關於一種化合物半導體裝置及其製造方法。 ^發明尤其關於一種發光化合物半導體裝置,、例如GaN型 發光—極體(Hght —emitting diode,LED),其侧壁與底 受一塗覆性導電層所覆蓋,以及此種發光化合物半 導體裝置之製造方法。 之說明 近年來,使用GaN型化合物半導體作為製造藍光、 =、或藍綠光發光裝置,例如藍光LED或藍光雷射二極體 aser diode,LD)之材料已愈來愈受到注意。舉例而 言,藍光LED通常具有下列結構:包含至少一n型(^1^型化 =半導體層、-主㈣,由本f或有摻雜的⑽型化合 $體材料所形成、以及至少一p型〇^ 層,其依序疊製於一基板上。 曰初牛¥月 在製造習知的藍光LED時,經常使用透明的藍寳石 為形成藍光LED之基板之材料。不同於其他半導體發 置所用的半導體基板,藍寶石係一電性絕緣材料。因、 而,不可能直接形成η型電極於藍寶石基板上。解決 題之方法為:藉由蝕刻藍光LED使n型化合物半導體 】部分顯露出,以提供-可如型電極有效地形成的導電 表面。 習知的藍 參照圖1以更具體了解前述習知的藍光led488086 V. Description of the invention (1) The present invention relates to a compound semiconductor device and a manufacturing method thereof. ^ The invention relates in particular to a light-emitting compound semiconductor device, such as a GaN-type light-emitting diode (LED), whose side walls and bottom are covered by a coating conductive layer, and Production method. Description In recent years, more and more attention has been paid to the use of GaN-type compound semiconductors as materials for manufacturing blue, blue, or blue-green light emitting devices, such as blue LEDs or blue laser diodes (LD). For example, a blue light LED generally has the following structure: including at least one n-type (^ 1 ^ -type = semiconductor layer,-host), formed from the f or doped ytterbium-type compound material, and at least one p Type 〇 ^ layer, which is sequentially stacked on a substrate. In the manufacturing of the conventional blue LED, the traditional sapphire is often used as the material for the substrate of the blue LED. Unlike other semiconductor devices, For the semiconductor substrate used, sapphire is an electrically insulating material. Because of this, it is impossible to directly form an n-type electrode on the sapphire substrate. The solution to the problem is to partially expose the n-type compound semiconductor by etching the blue LED. In order to provide a conductive surface that can be effectively formed as a type of electrode. Conventional blue Refer to FIG. 1 for a more detailed understanding of the aforementioned conventional blue LED.

488086 五、發明說明(2) 光LED主要包含一藍寶石基板101、一nsGaN型化合物半導 體層1〇2、一主動層1〇3 ’由一本質或有摻雜的型化合 物半導體材料所形成、以及一p型GaN型化合物半導體層 1 。如前所述,一n型電極1 形成於n型(^^型化合物半 導體層102之顯露表面上,而一 p型電極106形成於p型GaN 型化合物半導體層丨04上。488086 V. Description of the invention (2) The light LED mainly includes a sapphire substrate 101, an nsGaN-type compound semiconductor layer 102, an active layer 103 'formed of an intrinsic or doped type compound semiconductor material, and A p-type GaN-type compound semiconductor layer 1. As described previously, an n-type electrode 1 is formed on the exposed surface of the n-type (^^-type compound semiconductor layer 102), and a p-type electrode 106 is formed on the p-type GaN-type compound semiconductor layer 04.

然而’圖1所示的習知的藍光LED具有下文所述之若干 缺點。首先,當藍光LED之絕緣藍寶石基板1〇1安置於杯型 引線框107之表面上時,藍光LED之絕緣藍寶石基板1〇1無 法與杯型引線框107形成電性連接。為了電連接藍光LED與 杯型引線框1 〇7,必須使用一金屬接合線1〇8俾使n型電極 105/電性接合至杯型引線框丨〇7之表面,如圖2所示。既然 必須使用另一金屬接合線丨〇9俾使ρ型電極丨〇 6電性接合 至一分離的引線框11 〇,故打線接合製程必須進行二次, 以完全接合 經由一接合 線接合特徵 粒尺寸皆大 再者, 結構與排列 頂視圖。所 著上下方位 均勻的電流 故習知的藍 習知的藍光LED。此外,金屬接合線1〇9係以 墊111而接合至p型電極丨〇6為佳。由於二次才 ’習知的藍光LED之製程複雜度與藍光LED之』 大增加,導致高的製造成本。However, the conventional blue LED shown in Fig. 1 has several disadvantages described below. First, when the insulated sapphire substrate 101 of the blue LED is placed on the surface of the cup-shaped lead frame 107, the insulated sapphire substrate 101 of the blue LED cannot form an electrical connection with the cup-shaped lead frame 107. In order to electrically connect the blue LED and the cup-shaped lead frame 107, a metal bonding wire 108 must be used to electrically bond the n-type electrode 105 / to the surface of the cup-shaped lead frame 107, as shown in FIG. 2. Since it is necessary to use another metal bonding wire 〇09 to electrically bond the ρ-type electrode 〇06 to a separate lead frame 11 〇, the wire bonding process must be performed twice to fully bond the feature particles via a bonding wire All dimensions are large, structure and arrangement top view. Therefore, the current is uniform in the up and down direction, so the conventional blue LED is known. The metal bonding wire 109 is preferably bonded to the p-type electrode 106 with the pad 111. Due to the large increase in the process complexity of the conventional blue LED and the blue LED, the high manufacturing cost is caused.

如圖3所示,習知的藍光LED之電極105,1〇6』 係非f稱的,其中圖3係圖1所示的藍光LEJ)i 以白知的藍光LED中之電流不會以對稱且沿 t f向流動。因此,習知的藍光LED難以達月 特徵。既然電流分散特徵係不均勻的, 一 D中存在有若干個高電流密度點,其容易As shown in FIG. 3, the electrodes 105, 106 of the conventional blue light LED are non-f, and FIG. 3 is the blue light LEJ shown in FIG. 1. Symmetric and flowing along tf. Therefore, it is difficult for the conventional blue LED to reach the moon characteristics. Since the current dispersion characteristics are not uniform, there are several high current density points in D, which are easy

第6頁 488086 五、發明說明(3) 於操作中產生損害。 更且,眾所週知的靜電放電(electrostatic y i SChargt’、ESD)問題無可避免地發生於絕緣藍寳石基板 。刖述缺點大大降低習知的藍光LED之性能盥可靠 度。 ” ,據+期望、此提供一種達成單一打線接合特徵的藍光 # -$大增加製程複雜度與製造成本。亦期望能提 上-種達成均勾的電流分散特徵且免卿問題的藍光 更且,期望能提供一種底表面上設有鏡狀反射哭的 I光LED,藉以增加藍光LED之發光效率。 w 、 發明概沭 本發明之 置’其達成單 造成本降低。 本發明之 置’其具有均 本發明之 置’其免於靜 本發明之 置’其具有一 依據本發 包含·· 一絕緣 緣基板之頂表 一目的在於提供一種發光化合物半導體裝 一打線接合特徵。因此製程複雜度簡化且製 另目的在於心1供一種發光化合物半導體贫 勻的電流分散特徵。 导體衣 =於提供-種發光化合物半導體裝 Φ- 再目的在於&供一種發光化合物半導體步 形成於底表面上的鏡狀反射器。’ " 明之第一態樣,一種發光化合物半 基板;—第-GaN^導體層,开彡成於/絶置 面上,該弟一GaN型半導體層之中央部分之Page 6 488086 V. Description of the invention (3) Damage caused during operation. Moreover, the well-known electrostatic discharge (electrostatic discharge) problem inevitably occurs on the insulating sapphire substrate. These shortcomings greatly reduce the performance and reliability of conventional blue LEDs. According to + expectations, this provides a blue light that achieves a single wire bonding feature #-$ greatly increases process complexity and manufacturing costs. It is also expected that a kind of blue light that achieves uniform current dispersion characteristics and eliminates the problem of clear blue light will be added. It is expected to provide an I-light LED with a mirror-like reflection on the bottom surface to increase the luminous efficiency of the blue-light LED. W. Summary of the invention The arrangement of the present invention results in a reduction in cost. The arrangement of the present invention It has the device of the present invention, which is free of the device of the present invention, and has a top surface including an insulating edge substrate according to the present invention. The purpose is to provide a light-emitting compound semiconductor with a wire bonding feature. Therefore, the process complexity The purpose of simplification and manufacturing is to provide a light-emitting compound semiconductor with poor current dispersion characteristics. Conductor clothing = to provide-a kind of light-emitting compound semiconductor device Φ-and the purpose is to provide a light-emitting compound semiconductor step on the bottom surface Mirror reflector. '&Quot; The first aspect of Ming, a light-emitting compound half-substrate;-the first-GaN ^ conductor layer, opened / closed Of the central portion, the brother of a GaN-type semiconductor layer

第7頁 488086 五、發明說明(4) 表面係高於該第一GaN型半導體層之周緣部分之表面;一 主動層,形成於該第一 GaN型半導體層之中央部分之表面 上方,用以產生光;一第二GaN型半導體層,形成於該主 動層上方;一第一電極,形成於該第二GaN型半導體層 上;以及一導電層,經由塗覆而覆蓋該絕緣基板侧壁與底 表面且電連接於該第一 GaN型半導體層之側壁。 依據本發明第一態樣之發光化合物半導體裝置之製造 ;形成一第一GaN型午导瓶增 動層於該第一 GaN型半導體層 μ 一 1…·半導體層於該主動 方法包含:準備一絕緣基才反 於該絕緣基板上;形成一主Page 7 488086 V. Description of the invention (4) The surface is a surface higher than the peripheral portion of the first GaN-type semiconductor layer; an active layer is formed above the surface of the central portion of the first GaN-type semiconductor layer for Generating light; a second GaN-type semiconductor layer formed over the active layer; a first electrode formed on the second GaN-type semiconductor layer; and a conductive layer covering the sidewall of the insulating substrate and The bottom surface is electrically connected to a sidewall of the first GaN-type semiconductor layer. Manufacture of a light-emitting compound semiconductor device according to a first aspect of the present invention; forming a first GaN-type radial pilot bottle booster layer on the first GaN-type semiconductor layer μ-1 ... The semiconductor layer in the active method includes: preparing a The insulating base is opposite to the insulating substrate; forming a main

上方,用以產生光;形成一第二baN型半導體層於_錄土其 層^方;分別钱刻該第二GaN型半導體層、該主動層、婆 $第一GaN型半導體層之周緣部分,使得該第一GaN型半 之^之,1緣部分之顯露表面低於該第一GaN型半導體肩 = 邛分之表面;形成一第一電極於該第二GaN型半_ 底^ θ =及塗覆一導電層,以覆蓋該絕緣基板之侧壁 -Μ Ϊ連接於該第一GaN型半導體層之侧壁。 型半^體;^之第二態樣,一第二電極形成於第一 Gaf ㈣型半導層體之:緣部分之表面…The upper part is used to generate light; a second baN-type semiconductor layer is formed on the recording layer; and the peripheral portions of the second GaN-type semiconductor layer, the active layer, and the first GaN-type semiconductor layer are engraved, respectively. So that the exposed surface of the first edge portion of the first GaN-type half is lower than the surface of the shoulder of the first GaN-type semiconductor = 邛; forming a first electrode on the second GaN-type half _ bottom ^ θ = And coating a conductive layer to cover the sidewall of the insulating substrate-M Ϊ connected to the sidewall of the first GaN-type semiconductor layer. Type semi-body; in a second aspect of ^, a second electrode is formed on the surface of the edge part of the first Gaf ㈣-type semiconductor layer body ...

底表面的導雷s y/、 。覆盍該絕緣基板之側壁病 πίϊ層係電連接於該第二電極。 依據本發明夕楚二f採 之側壁與底矣A .一心7 ,一附著層形成於該絕緣基Lightning guide s y /, on the bottom surface. A sidewall layer covering the insulating substrate is electrically connected to the second electrode. According to the present invention, the side wall and the bottom side A of the second stage f. A core 7, an adhesion layer is formed on the insulating base

古 ^ - &面上’隨後形成該塗覆導雷厣於糾朴威U :。该附著層係用以增強該第者層上 性。 木冤極與該導電層間之黏The ancient ^-& surface ′ was subsequently formed by the coating guide to the Pu Weiwei:. The adhesion layer is used to enhance the first layer. The adhesion between the wooden pole and the conductive layer

第8頁 488086Page 8 488086

依據本發明之第四態樣,該導電層係一透光層。關於 該透光導電層,得使用一銦錫氧化物層、一鎘錫氧化物 層、一氧化辞層、或一薄金屬層,該薄金屬層之厚度係位 於 0.001 //m 至 1 //m 之範圍内,由 Au、Ni、pt、A1、Sn、According to a fourth aspect of the present invention, the conductive layer is a light transmitting layer. As for the light-transmitting conductive layer, an indium tin oxide layer, a cadmium tin oxide layer, an oxide layer, or a thin metal layer may be used, and the thickness of the thin metal layer is between 0.001 // m to 1 // In the range of m, Au, Ni, pt, A1, Sn,

In、Cr、Ti、或其合金所形成。 較佳實施例之詳細說明 下文之說明與附圖將使本發明之此等與其他目的特徵 與優點更明顯。 兹將參照圖示詳細說明依據本發明之較佳實施例。 [第一實施例] 圖4(a)至4(e)係顯示依據本發明第一實施例之藍光 LED 400之製造步驟之剖面圖。 參照圖4 ( a ) ’ '一厚声么q 2- r 、 序度马d //m至5 //m的η型層402首先 形成於一絕緣基板4 0 1卜。總&甘ρ νΐ Λ _ 上、、、邑緣基板4 0 1經常係由藍寶石所 形成。在η型層402上,一里择么η ] 与度為〇·1 //m至0·3 的η型 上二:η度為500 Α至2〇〇° Α之用以發光的主動層 ?’、、· 1 至〇. 3 的P型束缚層405,以及 ,n9 ^ . ^ ^ “m的ρ型層406依序形成。此等層 402至406中之母一層得由 η μ τη . a A p 〇 s你由一GaN型化合物半導體材料所形 成0 舉例而& ,可换用Τ7Π - 人 妹用四凡化合物半導體材料 In A1 Ga卜χ_νΝ以形成呈右 /ΙΠ9 甘士 有不同導電型態與雜質濃度的各層 402至406,其中莫耳分率γ α ^ .1 ^ . 早义’乂 滿足0$x<l’0$y<l 與 x + y = l。應注意者為:依摅士 & 。 i據本發明之藍光LED 400之結構可In, Cr, Ti, or an alloy thereof. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT The following description and accompanying drawings will make these and other object features and advantages of the present invention more apparent. A preferred embodiment according to the present invention will be described in detail with reference to the drawings. [First Embodiment] Figs. 4 (a) to 4 (e) are sectional views showing manufacturing steps of a blue LED 400 according to a first embodiment of the present invention. Referring to FIG. 4 (a) ', a thick-sounded q 2-r, an order n d // m to 5 // m n-type layer 402 is first formed on an insulating substrate 401. The total & gan ρ νΐ Λ _ upper, lower, and lower base plates 4 0 1 are often formed of sapphire. On the η-type layer 402, select a distance of η] and an η-type upper second with a degree of 0.1 / // m to 0.3: an active layer for emitting light having a degree of 500 Α to 200 ° Α ? ', P-type tie layer 405 of 1 to 0.3, and n9 ^. ^ "M-type p-type layer 406 are sequentially formed. The mother layer of these layers 402 to 406 must be η μ τη a A p 〇s you are formed from a GaN-type compound semiconductor material. For example, &, you can use T7Π-Sifan compound semiconductor material In A1 Gabu χ_νΝ to form a right / ΠΠ9 is different. Conductive type and impurity concentration of each layer 402 to 406, in which the Mohr fraction γ α ^ .1 ^. Early meaning '乂 satisfies 0 $ x < l'0 $ y < l and x + y = l. Should be noted For: 摅 士 & i According to the structure of the blue LED 400 of the present invention,

第9頁 488086 五、發明說明(6) ^任:二望的形式,亦即藍光LED 4〇〇之實際 弟一貫施例t所說明者。 丹个丨艮於 芩照圖4(b),藉由使用具有預定的圖案之 衫印刷術,部分姓刻靛伞T F j π n 办 卓的先从 月缝都八丨刀蝕刻藍先LED 400,以移除藍光LED 4〇〇之 周,口P刀。透過精確控制蝕刻時間,蝕 型層,遭受輕剩為佳= 八 °緣邛刀之顯鉻表面402a低於η型層402之中央部 =之表面402b,亦即η型層4〇2與^型束缚層4〇3間之介面。 在蝕刻製程完成後,藍光LED 4〇〇變成為一臺地狀 =^shaped)結構’其中上方侧壁40〇3之位置較下方侧 : 位於更内之處。在此實施例中,蝕刻製程 蝕刻製程為佳。 &八 參照圖4(c),一p型電極4〇9形成於p型層4〇6之表面 上。P型電極409得由任何能與p型·GaN型化合物半導體材 形成P型歐姆接觸的金屬所形成。在此實施例中,舉例而 言’P型電極409係由Ni、丁i、A1、Au、或其合金所形成。 在P型電極4 09之形成過程中,最好安插一厚度為5〇A至Page 9 488086 V. Description of the invention (6) ^ Ren: the form of two hopes, that is, the actual blue LED 400. The brother has always explained in the example t. According to Fig. 4 (b), by using shirt printing with a predetermined pattern, some surnames are inscribed with indigo umbrella TF j π n, and the blue first LED 400 is etched by a knife. In order to remove the blue LED for 4,000 weeks, the mouth P knife. By precisely controlling the etching time, the etching-type layer is better to suffer from light residue = the surface of chrome showing 402a at the edge of the trowel is lower than the surface 402b of the center portion of the n-type layer 402, that is, the n-type layers 4 and 2 The interface between the tying layers 403. After the etching process is completed, the blue LED 400 becomes a ground-shaped structure. The position of the upper side wall 403 is lower than the lower side: it is located more inward. In this embodiment, an etching process is preferred. & Eight Referring to Fig. 4 (c), a p-type electrode 409 is formed on the surface of the p-type layer 406. The P-type electrode 409 may be formed of any metal capable of forming a P-type ohmic contact with a p-type GaN-type compound semiconductor material. In this embodiment, for example, the 'P-type electrode 409 is formed of Ni, butadiene, Al, Au, or an alloy thereof. During the formation of the P-type electrode 4 09, it is best to insert a thickness of 50A to

TCL)407於p型層406與p型電極409間,以實質上覆蓋p型層 406之整個表面,藉而同時增加藍光LED 4〇〇之發光效率^ 電w分散均勻度。TCL 407係一透光的歐姆接觸層,其由 一導電材料,例如Au、Ni、pt、Al、Sn、In、Cr、Ti、或 其合金所形成。 一 參照圖 4(d) ’ 一由聚氯乙烯(p〇iyvinyi chloride,TCL) 407 between the p-type layer 406 and the p-type electrode 409 to substantially cover the entire surface of the p-type layer 406, thereby simultaneously increasing the luminous efficiency of the blue LED 400, and the uniformity of the electrical dispersion. TCL 407 is a light-transmissive ohmic contact layer formed of a conductive material such as Au, Ni, pt, Al, Sn, In, Cr, Ti, or an alloy thereof. 1 Refer to FIG. 4 (d) ′-a polyvinyl chloride (p〇iyvinyi chloride,

第10頁 488086 五'發明說明(7) PVC)所形成的彈性卷帶410隨後配置於藍光LED 400上,以 覆蓋藍光LED 40 0之頂側與上方側壁400a以及η型層402之 顯露表面402a。所以,僅有藍光LED 400之下方側壁400b 與底表面400c顯露出。 參照圖4 ( e ),隨後塗覆一導電層411,以直接覆蓋藍 光LED 400之下方側壁4 00b與底表面400c,俾提供一η型電 極。此時,藍光LED 400之頂侧與上方侧壁4〇〇a以及η型層 4 0 2之顯露表面4 〇 2 a係由彈性卷帶4 1 〇所保護,以免接觸於 導電層4 1 1。關於導電層4 11之材料,得使用任何能與η型 層4 0 2形成η型歐姆接觸的金屬。舉例而言,導電層411之 材料得為Au、A1、Ti、Cr、或其合金。在導電層411形成 之後,移除彈性卷帶410,以顯露藍光LED 4〇〇之頂側與上 方侧壁400a以及η型層402之顯露表面4〇2a。既然導電層 411於n型層402之侧壁處電連接11型層4〇2,故導電層以曰丨有 效地作為一η型電極。因此,依據本發明第一 光LED 400完成。 貝 』 圖5係顯示圖4(e)所示的依據本發明第一實施例藍光 LjD 40 0之頂視圖。明顯地,藍光LED 4〇〇之? 作為η型電極的導電層411之結構與排列” 以,藍光LED 40 0中之電流沪荽μ 丁七a ^ ^ 至導電層4u,且以J卜型電则流 •夕技啼糾拉m a & 耵之方向均勻地分散,如圖5中 之則唬所扣。因此,依據本發明之藍光led 4 地達成均勻的電流分散特徵。 桎有效率 的,故藍光LED 400中不存在古φ泣—成 特欲係均勻 存在阿電流密度點。藍光LED 4〇〇Page 10 488086 Description of the 5 'invention (7) The elastic tape 410 formed by PVC) is then disposed on the blue LED 400 to cover the top side and the upper side wall 400a of the blue LED 400 and the exposed surface 402a of the n-type layer 402. . Therefore, only the lower side wall 400b and the bottom surface 400c of the blue LED 400 are exposed. Referring to FIG. 4 (e), a conductive layer 411 is then coated to directly cover the lower side wall 400b and the bottom surface 400c of the blue LED 400, and an n-type electrode is provided. At this time, the top side and the upper side wall of the blue LED 400 and the exposed surface 4 of the n-type layer 4 2 4 are protected by the elastic tape 4 1 0 to prevent contact with the conductive layer 4 1 1 . As for the material of the conductive layer 41, any metal capable of forming an n-type ohmic contact with the n-type layer 4 02 may be used. For example, the material of the conductive layer 411 may be Au, Al, Ti, Cr, or an alloy thereof. After the conductive layer 411 is formed, the elastic tape 410 is removed to expose the top side and the upper side wall 400a of the blue LED 400 and the exposed surface 402a of the n-type layer 402. Since the conductive layer 411 is electrically connected to the 11-type layer 402 at the side wall of the n-type layer 402, the conductive layer is effectively used as an n-type electrode. Therefore, the first light LED 400 according to the present invention is completed. Fig. 5 is a top view of the blue light LjD 400 according to the first embodiment of the present invention shown in Fig. 4 (e). Obviously, the blue LED is 400%? The structure and arrangement of the conductive layer 411 as the n-type electrode "so that the current in the blue LED 40 0 荽 μ d7 a ^ ^ to the conductive layer 4u, and a J-type electric current flow • Xi Ji Chai Lama & The direction of 耵 is evenly dispersed, as shown in Figure 5. Therefore, the blue light led 4 according to the present invention achieves uniform current dispersion characteristics. 桎 Efficient, so there is no ancient φ in the blue LED 400 Weeping—A special current density point exists uniformly in the blue light. Blue LED 4〇〇

488086 五、發明說明(8) 之可靠度與使用壽命皆大大增強。應注意者為·· p型電極 =9與導電層411之形狀不僅限於圖5所示的特定形狀,而 得為任何期望的形狀。 圖6係顯示將依據本發明第一實施例的藍光[ED 4〇 〇接 合至杯型引線框107與分離的引線框11〇上之方式的剖面 圖。因為導電層411電連接至n型層402且覆蓋藍光LEE) 400 之底表面40〇c,所以當藍光LED 40 0安置於杯型引線框1〇7 上時,η型層402經由導電層411而電連接至杯型引線框1〇7 =表面。換言之,電連接〇型層4〇2於杯型引線框1〇7上不 需使用任何接合線。所以,僅有ρ型電極4〇9與分離的引線 框^0間之電連接需要使用接合線109。因而,依據本發明 之監光LED 400達成單一打線接合特徵,藉以簡化製程 雜度且降低製造成本。 而且,覆蓋藍光LED 400之丁方侧壁4〇心與底表面 4〇〇c的導電層4U不只提供一 ESD防護路徑,更作用如同一 鏡狀反射器,使從主動層404發出之光被反射回,藉以捭 加藍光LED 400之發光效率。 曰 [第二實施例] 圖7(a)至7(c)係顯示依據本發明 LED 700之製造步驟之立丨丨而岡 各 尤 •外疋面圖。在圖7(a)至7(c)中,藍夹 LED 700之相似於圖4(a)\ 皿尤 # ^ v ^ a上~ ()所示的藍光LED 400之元件 係由相似的參考符號所捭本 木卜 τ _吐— 現所代表。為簡化說明之故,下文中僅 說明第二實施例異於第一實施例之處。 中僅488086 V. Description of Invention (8) The reliability and service life are greatly enhanced. It should be noted that the shape of the p-type electrode = 9 and the conductive layer 411 is not limited to the specific shape shown in Fig. 5, but may be any desired shape. Fig. 6 is a cross-sectional view showing the manner in which the blue light [ED 400] according to the first embodiment of the present invention is bonded to the cup-shaped lead frame 107 and the separated lead frame 110. Because the conductive layer 411 is electrically connected to the n-type layer 402 and covers the bottom surface 40c of the blue light LEE 400, when the blue LED 400 is placed on the cup-shaped lead frame 107, the n-type layer 402 passes through the conductive layer 411 And it is electrically connected to the cup-shaped lead frame 107 = surface. In other words, it is not necessary to use any bonding wires to electrically connect the O-type layer 40 to the cup-shaped lead frame 107. Therefore, only the electrical connection between the p-type electrode 409 and the separated lead frame ^ 0 requires a bonding wire 109. Therefore, the monitor light LED 400 according to the present invention achieves a single wire bonding feature, thereby simplifying process complexity and reducing manufacturing costs. In addition, the conductive layer 4U covering the square side wall 40 of the blue LED 400 and the bottom surface 400c not only provides an ESD protection path, but also acts as the same mirror reflector, allowing the light emitted from the active layer 404 to be Reflected back to increase the luminous efficiency of the blue LED 400. [Second Embodiment] Figs. 7 (a) to 7 (c) are diagrams showing the manufacturing steps of the LED 700 according to the present invention. In Figs. 7 (a) to 7 (c), the blue clip LED 700 is similar to the blue LED 400 shown in Fig. 4 (a) \ 尤尤 # ^ v ^ a ~ () The components are referred by similar references The symbol 捭 本 木 卜 τ _ Tu — is currently represented. To simplify the description, only the second embodiment is different from the first embodiment in the following description. Only

mmmm

五、發明說明(9) 參照圖7(a),在圖4(b)所示的半導體結構 ::型電極708形成於n型層4。2之顯露表面“Μ”;電 茅面卜上方側壁4〇〇a,而一p型電極409形成於P型層406之 4^9彳&由彳^未電連接至η型電極7〇8 °N型與p型電極708與 4〇9仔由任何能分別和n型與p型GaN型化合物半導體料、 成η型與p型歐姆接觸之全屬 ^ 而吕,η型與ρ型電極7〇8與4〇9中之每一個係由m、Ti、 A1、Au、或其合金所形成。 參照圖7(b),一由PVC所形成的彈性卷帶41〇隨後配置 =監光LED 700上,以覆蓋藍光LED 7〇〇之頂侧。所以,僅 η型電極708以及藍光LED 700之下方侧壁4〇〇b與底表面 400c顯露出。 一參照圖7(c),隨後塗覆一導電層411,以直接覆蓋藍 光LED 70 0之n型電極708、下方側壁4〇〇b、以及底表面 4>00c。此時,藍光LED 7〇〇之頂侧係由彈性卷帶41〇所保 ,,以免接觸於導電層4丨。舉例而言,導電層4丨1之材料 得為Au、A1、Ti、Cr、或其合金。在導電層411形成之 後’移除彈性卷帶410,以顯露藍光LED 700之頂侧。因 此’依據本發明第二實施例之藍光LE]) 7〇〇完成。 圖8係顯示將依據本發明第二實施例藍光^^ 7〇〇接合 至杯型引線框1 〇 7與分離的引線框1 1 〇上之方式。因為導電 層411電連接型電極7〇8且覆蓋藍光LEI) 7〇〇之底表面 40 0c ’所以當藍光LED 700安置於杯型引線框1 〇7上時,n 型電極7 0 8經由導電層411而電連接至杯型引線框1 〇 7之表 488086 五、發明說明(ίο) --- 面。換言之,電連接n型電極708於杯型引線框1〇7上不需 使用任何接合線。所以,僅有Ρ型電極4 〇 g與分離的引線框 11 0間之電連接需要使用接合線1 〇 9。因而,依據本發明之 藍光LED 700達成單一打線接合特徵,藉以簡化製程複雜 度且降低製造成本。 ’、 [第三實施例]V. Description of the invention (9) Referring to FIG. 7 (a), the semiconductor structure shown in FIG. 4 (b) :: type electrode 708 is formed on the exposed surface "M" of the n-type layer 4.2; above the electrode surface Sidewall 400a, and a p-type electrode 409 is formed at 4 ^ 9 of the P-type layer 406 & is not electrically connected to the n-type electrode 708 ° N-type and p-type electrodes 708 and 409 All of the n-type and p-type GaN-type compound semiconductor materials, which can form n-type and p-type ohmic contacts, respectively, and Lu, n-type and p-type electrodes 708 and 409 are each It is formed of m, Ti, Al, Au, or an alloy thereof. Referring to FIG. 7 (b), an elastic tape 41 formed of PVC is then disposed on the supervising LED 700 to cover the top side of the blue LED 700. Therefore, only the bottom side wall 400b and the bottom surface 400c of the n-type electrode 708 and the blue LED 700 are exposed. Referring to FIG. 7 (c), a conductive layer 411 is then applied to directly cover the n-type electrode 708 of the blue LED 700, the lower sidewall 400b, and the bottom surface 4> 00c. At this time, the top side of the blue LED 700 is secured by the elastic tape 41, so as not to contact the conductive layer 4 丨. For example, the material of the conductive layer 4 丨 1 can be Au, Al, Ti, Cr, or an alloy thereof. After the conductive layer 411 is formed, the elastic tape 410 is removed to expose the top side of the blue LED 700. Therefore, 'Blue Light LE according to the second embodiment of the present invention]) is completed. FIG. 8 shows a method of bonding the blue light source ^^ 700 to the cup-shaped lead frame 107 and the separated leadframe 1 110 according to the second embodiment of the present invention. Because the conductive layer 411 is electrically connected to the type electrode 708 and covers the bottom surface of the blue light 470, the bottom surface is 40 ° c. Therefore, when the blue light LED 700 is placed on the cup-shaped lead frame 107, the n-type electrode 708 is conductive via The layer 411 is electrically connected to the cup-shaped lead frame 1 07. Table 488086 V. Description of the Invention (ίο) --- surface. In other words, the n-type electrode 708 is electrically connected to the cup-shaped lead frame 107 without using any bonding wires. Therefore, only the electrical connection between the P-type electrode 40 g and the separated lead frame 110 requires a bonding wire 109. Therefore, the blue LED 700 according to the present invention achieves a single wire bonding feature, thereby simplifying the process complexity and reducing the manufacturing cost. ', [Third embodiment]

圖9係顯示依據本發明第三實施例之藍光LED 9〇〇之剖 面圖。在圖9中,藍光LED 900之相似於圖7(a)至7(c)所示 的監光LED 700之元件係由相似的參考符號所代表。為簡 化說明之故,下文中僅說明第三實施例異於第二實施例之 處。 在藍光LED 900之製造過程中,除了在導電層411形成 之前’塗覆一附著層901以覆蓋LED結構900之η型電極 708,下方侧壁400b,以及底表面4 00c以外,所有步驟皆 相同於圖7(a)至7(c)所示的藍光LED 700之製造步驟。附 著層901係用以增強絕緣基板4〇1之側壁與底表面和導電層 411間之黏附性。附著層9〇1之材料得為Ti、Ni、Al、Cr、 Pd、或任何可增強絕緣基板4〇 1之側壁與底表面和導電層 411間之黏附性的金屬。 曰 [第四實施例] 圖1 0係顯示依據本發明第四實施例藍光LED 1 0 0 〇之剖 面圖。在圖10中,藍光LED 1 0 00之相似於圖7(a)至7(c)所Fig. 9 is a sectional view showing a blue LED 900 according to a third embodiment of the present invention. In FIG. 9, the components of the blue LED 900 similar to the monitor LED 700 shown in FIGS. 7 (a) to 7 (c) are represented by similar reference symbols. For the sake of simplification, only the third embodiment is different from the second embodiment in the following description. In the manufacturing process of the blue LED 900, all steps are the same except that an adhesion layer 901 is applied to cover the n-type electrode 708, the lower side wall 400b, and the bottom surface 400c of the LED structure 900 before the conductive layer 411 is formed. The manufacturing steps of the blue LED 700 shown in FIGS. 7 (a) to 7 (c). The adhesion layer 901 is used to enhance the adhesion between the side wall and the bottom surface of the insulating substrate 401 and the conductive layer 411. The material of the adhesion layer 001 may be Ti, Ni, Al, Cr, Pd, or any metal that can enhance the adhesion between the sidewall and the bottom surface of the insulating substrate 401 and the conductive layer 411. [Fourth Embodiment] FIG. 10 is a cross-sectional view showing a blue LED 100 according to a fourth embodiment of the present invention. In FIG. 10, the blue LED 1 00 is similar to that shown in FIGS. 7 (a) to 7 (c).

第14頁 488086 五、發明說明(π) 示的藍光LED 70 0之元件係由相似的參考符號所代表。為 簡化說明之故,下文中僅說明第四實施例異於第二實施例 之處。 、 如第二實施例中所述,產生於主動層404中之光隨後 經由藍光LED 700之頂側,亦即p型層4〇6射出藍光led 7 00。然而,第四實施例提供一種藍光LED 1〇〇〇,其使產 生於主動層404中之光從藍光LED 1 000之底侧,亦^絕緣 基板4 0 1射出。 為了達成第四實施例之藍光LED 1 0 00,導電層1001形 成為一透光層,以允許產生於主動層4〇4中之光能穿透 之。關於透光導電層1001,得使用一錮錫氧化物 (indium-tin-oxide,ITO)層、一鎘錫氧化物 (cadmiiim-tin-oxide,CT0)層,一氧化鋅(zinc 〇xide,Page 14 488086 V. Description of the invention (π) The components of the blue LED 70 0 are represented by similar reference symbols. To simplify the description, only the fourth embodiment is different from the second embodiment in the following description. As described in the second embodiment, the light generated in the active layer 404 then passes through the top side of the blue LED 700, that is, the p-type layer 406 to emit blue light led 700. However, the fourth embodiment provides a blue LED 1000, which causes the light generated in the active layer 404 to be emitted from the bottom side of the blue LED 1000 and the insulating substrate 401. In order to achieve the blue LED 100 of the fourth embodiment, the conductive layer 1001 is formed as a light-transmitting layer to allow light generated in the active layer 404 to penetrate it. As for the light-transmitting conductive layer 1001, an indium-tin-oxide (ITO) layer, a cadmiiim-tin-oxide (CT0) layer, and zinc oxide (zinc 〇xide,

ZnO)層、或一薄金屬層,該薄金屬層之厚度位於〇· m 至1 //m 之範圍内且由 Au、Ni、Pt、Al、Sn、In、Cr T i、或其合金所形成。 更且,P型電極1 0 02係形成為實質上霜筌 故加主工 ^ ^ 7貝貝上復盍P型層406之 玉们表面。在第四貫施例中,p型電極丨〇 〇2係 一ZnO) layer, or a thin metal layer, the thickness of the thin metal layer is in the range of 0 · m to 1 // m and is made of Au, Ni, Pt, Al, Sn, In, Cr T i, or an alloy thereof form. In addition, the P-type electrode 10 02 is formed as a substantially frosted layer, so the main surface ^ ^ 7 is formed on the surface of the P-type layer 406. In the fourth embodiment, the p-type electrode 丨 〇 02 is a

反射器以反射主動層404中所產生之光,駐品Ά 顯之發光效率。 之1精而增加藍光LED 當第四實施例之藍光LED 1 000安置於杯型 上時’藍光LED 1〇〇〇翻轉成正面朝下, 1 0 02於杯型引線框107之表面上,如圖1〇所示。==電= 光導電層1001經由-接合線109而電連接至分離的引線框 488086 五、發明說明(12) 11 0。為增強透光導電層1 〇〇丨與接合線丨〇9間之接合強度, 以使用一接合墊1 〇 〇 3為佳。 類似第二實施例,第四實施例之藍光LE£) 1 〇〇〇僅需一 接合,109 ’儘管安置方位不同。因而,藍光LED 1〇〇〇亦 達成單一打線接合特徵,藉以簡化製程複雜度且降低製造 成本。更且’覆蓋藍光led 1 〇〇〇之絕緣基板40 1之側壁與 底表面的透光導電層1001提供一ESD防護路徑。 Ϊ ΐ ί '明業已藉由較佳實施例作為例示加以說明, :私明立二:本發明不限於此被揭露的實施例。相反地, 本發月思欲涵蓋對於熟習此項技藝之 種修改與相似配置。因此,申而“糸月』的t ^ 66 ^ Μ , ρ; ^ ΐ 申明專利乾圍隻範圍應根據最 5的吐釋,U包容所有此類修改 488086 圖式簡單說明 圖1係顯示習知的藍光LED之剖面圖; 圖2係顯示圖1之習知的藍光LED安置於一杯型弓丨 上之剖面圖; 件上Μ線框 圖·圖3係顯示圖1之習知的藍光LED之電極之排列之頂視 圖4(a)至4(e)係顯示依據本發明第一實施例之誌 led之製造步驟之剖面圖; 員皿先 κι @ 2 ) 光LED之電極之排列之頂視圖· 圖b 係顯不圖 η, • 之監光LED女置於一杯型引線框上 剖面圖, 人< 圖7(a)至7(c)传_ LED之製造步驟之^面'貝圖不㈣本發明第二實施例之藍光 剖面Γ係顯示圖7(0之藍光led安置於一杯型引線框上 圖9係顯示依攄太 虹刑a綞挺μ + 本發明第三實施例之藍光LED安置於一 杯型引線框上之剖面圖;以 圖1 0係顯示依擔士 一杯型引線框上之發明第四實施例之藍光LED安置於 〜咄面圖。 〔符號說明〕 101 102 103 藍寶石基板 η型GaN型化合物 主動層 半導體層The reflector reflects the light generated in the active layer 404, and exhibits luminous efficiency. Add the blue LED when the blue LED 1000 of the fourth embodiment is placed on the cup type. The 'blue LED 1000' is turned upside down, and it is on the surface of the cup lead frame 107, such as Figure 10 shows. == 电 = The photoconductive layer 1001 is electrically connected to the separated lead frame via the -bonding wire 109 488086 V. Description of the invention (12) 11 0. In order to enhance the bonding strength between the light-transmitting conductive layer 1000 and the bonding wire 009, it is better to use a bonding pad 1003. Similar to the second embodiment, the blue light LE of the fourth embodiment requires only one joint, 109 ', although the placement orientation is different. Therefore, the blue LED 1000 also achieves a single wire bonding feature, thereby simplifying process complexity and reducing manufacturing costs. Furthermore, the light-transmitting conductive layer 1001 covering the side walls and the bottom surface of the insulating substrate 40 1 of the blue LED 1000 provides an ESD protection path. Ϊ ΐ 'Ming has been explained by taking the preferred embodiment as an example, as follows: The invention is not limited to the disclosed embodiment. On the contrary, this month's thoughts are intended to cover modifications and similar configurations for those familiar with this technique. Therefore, t ^ 66 ^ Μ, ρ; ^ 申 of the application for "糸 月" declares that the scope of patent patents should only be based on the most 5 interpretations, and U includes all such modifications. 488086 Schematic illustration Figure 1 shows the conventional knowledge Fig. 2 is a cross-sectional view showing the conventional blue light LED of Fig. 1 placed on a cup-shaped bow; Fig. 3 is a block diagram of the conventional blue light LED of Fig. 1 Top view 4 (a) to 4 (e) of the arrangement of the electrodes are sectional views showing the manufacturing steps of the LED according to the first embodiment of the present invention; first view of the arrangement of the electrodes of the light LED · Figure b shows the figure η, • A cross-sectional view of a female LED placed on a cup-shaped lead frame. Figures 7 (a) to 7 (c). The blue light cross section of the second embodiment of the present invention is shown in FIG. 7 (the blue light led of 0 is placed on a cup-shaped lead frame, and FIG. 9 is a display of the iridescent rainbow light a. Μ + the blue light of the third embodiment of the present invention A cross-sectional view of a LED placed on a cup-shaped lead frame; FIG. 10 shows a fourth embodiment of a blue LED according to the invention on a cup-shaped lead frame. FIG surface. [Description of Symbols] 101 102 103 η sapphire substrate type GaN-type compound semiconductor layer, the active layer

104 p型GaN型化合物半導體層104 p-type GaN-type compound semiconductor layer

第17頁Page 17

488086488086

圖式簡單說明 105 n型電極 106 p型電極 107 杯型引線框 108 金屬接合線 109 金屬接合線 110 分離的引線框 111 接合墊 400 藍光LED 40 0a 上方側壁 40 0b 下方側壁 40 0c 底表面 401 絕緣基板 402 η型層 40 2a 顯露表面 402b 中央部分之表 403 η型束缚層 404 主動層 405 ρ型束缚層 406 Ρ型層 407 透明的接觸層 409 Ρ型電極 410 彈性卷帶 411 導電層 700 藍光LEDBrief description of the drawing 105 n-type electrode 106 p-type electrode 107 Cup-shaped lead frame 108 Metal bonding wire 109 Metal bonding wire 110 Separate lead frame 111 Bonding pad 400 Blue LED 40 0a Upper side wall 40 0b Lower side wall 40 0c Bottom surface 401 Insulation Substrate 402 n-type layer 40 2a exposed surface 402b central part of the table 403 n-type tie layer 404 active layer 405 p-type tie layer 406 p-type layer 407 transparent contact layer 409 p-type electrode 410 elastic tape 411 conductive layer 700 blue light LED

第18頁 488086 圖式簡單說明 708 p型電極 900 藍光LED 901 附著層 1000 藍光LED 1001 導電層 1002 p型電極 1003 接合墊 _画_1丨1 第19頁Page 18 488086 Schematic description 708 p-type electrode 900 blue LED 901 adhesion layer 1000 blue LED 1001 conductive layer 1002 p-type electrode 1003 bonding pad _ 画 _1 丨 1 page 19

Claims (1)

488086 六、申請專利範圍 1. 一種發光化合物半導體裝置,包含: 一絕緣基板; 一第一GaN型半導體層,形成於該絕緣基板之頂表面 上,該第一GaN型半導體層之中央部分之表面係高於該第 一 GaN型半導體層之周緣部分之表面; 一主動層,形成於該第一 GaN型半導體層之中央部分 之表面上方,用以產生光; 一第二GaN型半導體層,形成於該主動層上方; 一第一電極,形成於該第二GaN型半導體層上;以及 一導電層,經由塗覆而覆蓋該絕緣基板側壁與底表面 且電連接於該第一GaN型半導體層之側壁。 2. 如申請專利範圍第1項之發光化合物半導體裝置,更包 含: 一第二電極,形成於該第一 GaN型半導體層之周緣部 分之表面,且未電連接至該主動層、該第二GaN型半導體 層、與該第一電極, 其中該導電層電連接於該第二電極。 3. 如申請專利範圍第1項之發光化合物半導體裝置,其中 該第一GaN型半導體層係摻雜成一第一導電型,而該第二 GaN型半導體層係摻雜成一第二導電型。 4.如申請專利範圍第3項之發光化合物半導體裝置,其中488086 6. Scope of patent application 1. A light-emitting compound semiconductor device including: an insulating substrate; a first GaN-type semiconductor layer formed on a top surface of the insulating substrate; and a surface of a central portion of the first GaN-type semiconductor layer Is higher than the surface of the peripheral portion of the first GaN-type semiconductor layer; an active layer is formed above the surface of the central portion of the first GaN-type semiconductor layer to generate light; a second GaN-type semiconductor layer is formed Over the active layer; a first electrode formed on the second GaN-type semiconductor layer; and a conductive layer covering the sidewall and bottom surface of the insulating substrate through coating and electrically connected to the first GaN-type semiconductor layer Of the sidewall. 2. The light-emitting compound semiconductor device according to item 1 of the patent application scope, further comprising: a second electrode formed on a surface of a peripheral portion of the first GaN-type semiconductor layer and not electrically connected to the active layer and the second A GaN-type semiconductor layer and the first electrode, wherein the conductive layer is electrically connected to the second electrode. 3. The light-emitting compound semiconductor device according to item 1 of the application, wherein the first GaN-type semiconductor layer is doped to a first conductivity type, and the second GaN-type semiconductor layer is doped to a second conductivity type. 4. The light-emitting compound semiconductor device according to item 3 of the patent application scope, wherein 第20頁 六、申請專利範圍 該第-導電型係-n型且該第二導電型係1型。 含如申Μ專利扼圍第3項之發光化合物半導體裝置,更包 一第一束缚層,山 形成,形成於該第Μ—第一導電型GaN型半導體材料所 及 弟GaN型半導體層與該主動層之間;以 弟 束缚層,rt» 、, 形成,形成於該主备思一第二導電型hN型半導體材料所 動層與該第二GaN型半導體層之間。 6.如申睛專利範圍 含: 弟1項之發光化合物半導體裝置,更包 一附著層,央 層之間。 ;“絕緣基板之側壁與底表面和該導電 7·如申請專利範圍笛τ s 該導電層係彤成☆弟1項之發光化合物半導體裝置,其中 、小成為—鏡狀反射器。 8 ·如申請專利範圍楚1 5 該導電層係選自国弟1項之發光化合物半導體裝置,其中 以及一氧化链》^由一銦錫氧化物層、一鎘錫氧化物層、 •砰層所組成之族群中之一層。 9 ·如申請專利範圍笛n s 該導電層係一管入弟1項之發光化合物半導體裝置,其中 厚度位於〇·〇〇1 至1 /zm之Page 20 6. Scope of patent application The -conducting type is -n type and the second conductive type is type 1 type. The light-emitting compound semiconductor device containing the third item enclosed by the patent application M, further includes a first binding layer, formed in a mountain, formed on the M-first conductive GaN-type semiconductor material and the GaN-type semiconductor layer and the Between the active layers; a restraint layer, rt », is formed between the active layer of the second conductive type hN type semiconductor material and the second GaN type semiconductor layer. 6. The scope of the patent as claimed includes: The light emitting compound semiconductor device of item 1 further includes an adhesion layer between the central layer. "" The side wall and bottom surface of the insulating substrate and the conductive 7. If the scope of the patent application flute τ s, the conductive layer is a light-emitting compound semiconductor device of item ☆, among which the small becomes a mirror reflector. 8 · 如The scope of the application for patent Chu 15 This conductive layer is selected from the light emitting compound semiconductor device of Guodi item 1, among which is an oxide chain ^^ a group consisting of an indium tin oxide layer, a cadmium tin oxide layer, and a ping layer 9 · As in the patent application, this conductive layer is a light-emitting compound semiconductor device with a tube thickness of 1 item, in which the thickness is between 0.001 and 1 / zm. 第21頁 丁 縛金屬層,复陪六,、、……. 一 488086 六、申請專利範圍 I巳圍内’由選自於由Au、Ni、pt、A1、Sn、In、、Ti、 以及其合金所組成之族群中之一材料所形成。 10·如申請專利範圍第1項之發光化合物半導體裝置,其 ^該GaN型半導體係一四元化合物半導體卜,其 莫耳々率X ’ y滿足〇 $χ<;ι,〇 與X +尸1。 [1 · 種發光化合物半導體裝置之製造方法,包含下列步 驟: 準備一絕緣基板; Φ 形成一第_GaN型半導體層於該絕緣基板上; 形成主動層於該第一GaN型半導體層上方,用以產 生光; 开=成第二GaN型半導體層於該主動層上方; 一分別蝕刻該第二GaN型半導體層、該主動層、與該第 G/N气半^導體層之周緣部分,使得該第一GaN型半導體層 之名周、、彖σ卩分之顯露表面低於該第一GaN型半導體層之中 央部分之表面; =成一第—電極於該第二GaN型半導體層上;以及 办4 f覆一導電層’以覆蓋該絕緣基板之侧壁與底表面且 電連接於該第—GaN型半導體層之侧壁。 12·如申請專利範圍第丨1項之發光化合物半導體裝置之製 造方法,更包含下列步驟:Page 21 Ding Binding Metal Layer, Complex Acoustics, .... 488086 VI. The scope of patent application I is within the scope of 'from Au, Ni, pt, A1, Sn, In, Ti, and It is formed from one of the groups of alloys. 10. The light-emitting compound semiconductor device according to item 1 of the scope of patent application, wherein the GaN-type semiconductor is a quaternary compound semiconductor, and the mole ratio X 'y satisfies 〇 $ χ < ι, 〇 and X + corpse 1. [1. A method for manufacturing a light-emitting compound semiconductor device, including the following steps: preparing an insulating substrate; forming a __GaN type semiconductor layer on the insulating substrate; forming an active layer over the? Rst GaN type semiconductor layer, To generate light; to turn on a second GaN-type semiconductor layer over the active layer; to etch the peripheral portions of the second GaN-type semiconductor layer, the active layer, and the G / N gas semi-conductor layer, so that The first surface of the first GaN-type semiconductor layer and the exposed surface of 彖 σ 彖 are lower than the surface of the central portion of the first GaN-type semiconductor layer; = a first-electrode on the second GaN-type semiconductor layer; and 4f is covered with a conductive layer to cover the sidewall and the bottom surface of the insulating substrate and is electrically connected to the sidewall of the -GaN-type semiconductor layer. 12. If the method for manufacturing a light-emitting compound semiconductor device according to item 1 of the patent application scope further includes the following steps: 488086 六、申請專利範圍 形成一第二電極於該第一GaN型半導體層之周緣部分 之顯露表面上,且未電連接於該主動層、該第二GaN型半 導體層、與該第一電極。 13. 如申請專利範圍第11項之發光化合物半導體裝置之製 造方法,其中該第一GaN型半導體層係摻雜成一第一導電 型,該第二GaN型半導體層係摻雜成一第二導電型。 14. 如申請專利範圍第1 3項之發光化合物半導體裝置之製 造方法,其中該第一導電型係一η型且該第二導電型係一p A 型。 15. 如申請專利範圍第1 3項之發光化合物半導體裝置之製 造方法,更包含下列步驟: 形成一第一導電型束缚層於該第一 GaN型半導體層 上; 形成一第二導電型束缚層於該主動層上;以及 分別蝕刻該第一束缚層與該第二束缚層之周緣部分。 16. 如申請專利範圍第11項之發光化合物半導體裝置之製 · 造方法,更包含下列步驟: 在塗覆該導電層之該步驟之前,形成一附著層於該絕 緣基板之侧壁與底表面上。488086 6. Scope of patent application A second electrode is formed on the exposed surface of the peripheral portion of the first GaN-type semiconductor layer, and is not electrically connected to the active layer, the second GaN-type semiconductor layer, and the first electrode. 13. The method for manufacturing a light-emitting compound semiconductor device according to item 11 of the application, wherein the first GaN-type semiconductor layer is doped to a first conductivity type, and the second GaN-type semiconductor layer is doped to a second conductivity type. . 14. The manufacturing method of the light-emitting compound semiconductor device according to item 13 of the application, wherein the first conductivity type is an n-type and the second conductivity type is a p A-type. 15. The method for manufacturing a light-emitting compound semiconductor device according to item 13 of the patent application scope, further comprising the following steps: forming a first conductive type tie layer on the first GaN type semiconductor layer; forming a second conductive type tie layer On the active layer; and etching the peripheral portions of the first tie layer and the second tie layer separately. 16. The method for manufacturing and manufacturing a light-emitting compound semiconductor device according to item 11 of the application, further comprising the following steps: before the step of coating the conductive layer, forming an adhesion layer on the side wall and the bottom surface of the insulating substrate on. 第23頁 4880S6 六 、申讀專利範圍 17. 項之一發光化合物半導體裝置之 製造方法,其中该導電層係形成為一鏡狀反射器。 18. 如申請專利範圍第u項之—發光化合物 製造方法,其中該導電声待撰6 等篮衣置之 福m “ 自於由—铟錫氧化物層、一 “錫乳化物層、以及-氧化鋅層所組成之族群中之一層。 請專利範圍第11項之-發光化合物半導體裝置之 製造方法,直中兮墓蕾恩在 ^ 衣直t 〇 〇〇1 溥金屬層,其厚度位於 ^至1 _之範圍内,由選自於由a 料所形成。 乂及,、曰金所組成之族群中之一材 請ί;;圍第11項之-發光化合物半導體裝置之 hAlyGU,其莫 初牛¥體 x+y=1。 旲斗刀羊x y滿足〇 $χ<ι,〇 $y<1與Page 23 4880S6 VI. Application for Patent Scope 17. One method of manufacturing a light-emitting compound semiconductor device, wherein the conductive layer is formed as a mirror reflector. 18. According to item u of the scope of patent application-manufacturing method of light-emitting compounds, wherein the conductive sound is to be written in 6th grade clothes "freedom"-indium tin oxide layer, a "tin emulsion layer, and- One of the groups of zinc oxide layers. Please refer to the eleventh item of the patent scope-the manufacturing method of the light-emitting compound semiconductor device. The thickness of the metal layer is in the range from ^ to 1 _, which is selected from the group consisting of Formed by a material. In other words, one of the members of the group consisting of gold and gold Please enclose the hAlyGU of the eleventh light-emitting compound semiconductor device.刀 刀 刀 羊 x y satisfies 〇 $ χ < ι, 〇 $ y < 1 and
TW089118295A 2000-09-06 2000-09-06 Light emitting compound semiconductor device and its manufacturing method TW488086B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW089118295A TW488086B (en) 2000-09-06 2000-09-06 Light emitting compound semiconductor device and its manufacturing method
JP2001003249A JP2002094116A (en) 2000-09-06 2001-01-11 Compound semiconductor light emitting device and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW089118295A TW488086B (en) 2000-09-06 2000-09-06 Light emitting compound semiconductor device and its manufacturing method

Publications (1)

Publication Number Publication Date
TW488086B true TW488086B (en) 2002-05-21

Family

ID=21661068

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089118295A TW488086B (en) 2000-09-06 2000-09-06 Light emitting compound semiconductor device and its manufacturing method

Country Status (2)

Country Link
JP (1) JP2002094116A (en)
TW (1) TW488086B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110504344A (en) * 2018-05-18 2019-11-26 光磊科技股份有限公司 Luminescent grain, encapsulating structure and its relative manufacturing process

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4411871B2 (en) * 2003-06-17 2010-02-10 日亜化学工業株式会社 Nitride semiconductor light emitting device
CN101222015B (en) * 2008-01-19 2010-05-12 鹤山丽得电子实业有限公司 Light emitting diode, packaging structure with the same and its manufacturing method
JP5286045B2 (en) * 2008-11-19 2013-09-11 スタンレー電気株式会社 Manufacturing method of semiconductor light emitting device
TWI407596B (en) * 2009-03-06 2013-09-01 Advanced Optoelectronic Tech Lateral heat dissipation type led and fabrication method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3333356B2 (en) * 1995-07-12 2002-10-15 株式会社東芝 Semiconductor device
JP3087831B2 (en) * 1996-11-27 2000-09-11 日亜化学工業株式会社 Nitride semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110504344A (en) * 2018-05-18 2019-11-26 光磊科技股份有限公司 Luminescent grain, encapsulating structure and its relative manufacturing process

Also Published As

Publication number Publication date
JP2002094116A (en) 2002-03-29

Similar Documents

Publication Publication Date Title
US6255129B1 (en) Light-emitting diode device and method of manufacturing the same
TWI336146B (en)
US8987776B2 (en) Light-emitting device
TWI308397B (en) Flip-chip light emitting diode and fabricating method thereof
JP2006100500A (en) Semiconductor light emitting device and its manufacturing method
JP2011233899A (en) Light emitting device package
CN102194847B (en) Light emitting diode, light emitting diode package, method of manufacturing light emitting diode and lighting system
TW200401462A (en) Light-emitting diode device geometry
JP3068914U (en) Flip-chip light emitting device
TW201143171A (en) Light emitting device and light unit
CN111564537B (en) Micro light-emitting element and preparation method thereof
TW201637240A (en) Semiconductor light emitting element and method of manufacturing the same
US9698305B2 (en) High voltage LED flip chip
JP4759791B2 (en) Optical semiconductor device and manufacturing method thereof
US20220069170A1 (en) Light-emitting device and method for manufacturing the same
TWI569471B (en) Semiconductor light emitting structure and manufacturing method thereof
TW488086B (en) Light emitting compound semiconductor device and its manufacturing method
TW493284B (en) LED device and the manufacturing method thereof
JP3303154B2 (en) Semiconductor light emitting device
US20040000672A1 (en) High-power light-emitting diode structures
JP4622426B2 (en) Semiconductor light emitting device
KR20020026619A (en) Light-emitting compound semiconductor divice and method of manufacturing the same
CN211578783U (en) LED chip structure
TW200828623A (en) Light-emitting diode and method for manufacturing the same
KR101154666B1 (en) Vertical Type Light Emitting Device And Fabricating Method Thereof

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees