TW476870B - Branch transmission line, driver circuit, and semiconductor test system using same - Google Patents

Branch transmission line, driver circuit, and semiconductor test system using same Download PDF

Info

Publication number
TW476870B
TW476870B TW89106070A TW89106070A TW476870B TW 476870 B TW476870 B TW 476870B TW 89106070 A TW89106070 A TW 89106070A TW 89106070 A TW89106070 A TW 89106070A TW 476870 B TW476870 B TW 476870B
Authority
TW
Taiwan
Prior art keywords
transmission line
waveform
patent application
application scope
characteristic impedance
Prior art date
Application number
TW89106070A
Other languages
Chinese (zh)
Inventor
Yuhachi Morikawa
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Application granted granted Critical
Publication of TW476870B publication Critical patent/TW476870B/en

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Dc Digital Transmission (AREA)

Abstract

Two-divided transmission line, two-divided driver circuit and semiconductor test system involved therein which are able to reduce unnecessary ringing waveform at each receiving point of two-divided transmission line which is divided at intermediate point of the line that is driven at one end of one-transmission line, are provided. For this aim, two-divided transmission line for providing predetermined quality of waveform signal at first receiving point and second receiving point, having serial terminated register, third transmission line with predetermined characteristic impedance, and first and second transmission line each of which has 2 times of third transmission line's characteristic impedance, wherein the end of third transmission line is connected at the common end of first and second transmission lines and fast driving waveform signal is applied at the other end of third transmission line through the serial terminated register toward each receiving point of first and second transmission lines, comprises waveform improving means between the receiving point of first transmission line and the receiving point of second transmission line.

Description

A7 A7 經¾部智慧財產局員工消費合作社印製A7 A7 Printed by the Consumer Cooperative of the Ministry of Intellectual Property Bureau

五、發明說明(i ) 本务月係關於’從_根傳送線路之驅動端驅動之信 號,錢中加以2分歧時,可以減低2分歧之兩傳送線路之 ㈣端所接收之波形信號中之無用之振盪波形,獲得更忠 皮H虎之2刀歧傳送線路,2分歧驅動電路,及使用 該傳送線路之半導體試驗裝置。 ^先♦肤第4圖之半導體試驗裝置所使用之2分岐驅動 電路之原理圖,5兒明傳統技術如下。在此之2分歧驅動電 路係在傳送線路之途中,將傳送線路2分岐之形態。同時 1送線路之終端形態有並聯終端與串聯終端,在此是以 送端側之電阻串聯終端時。 再者’半導體試驗裝置係f用裝置,其技術為熟知 因此系統整体之架構說明擬予省略。此半導體試驗裝置 具備有多通道之驅動器刪。然而,同時測量多數謝時 ,有限之驅動器通道數有時會不夠用,若在這時應用2分 岐驅動電路,有時可以倍增可試驗之元件數。 第4圖之主要部分構成要素包含有,脈衝信號源⑽ ’驅動器DR1,串聯終端電阻TR2,第3傳送線路⑽,第 1傳送線路CB1,第2傳送線路CB2,及2個被試驗單元⑴叫 脈衝信號源100在半導体試驗裝置,係用以產生試驗 DUT時所需要之試驗圖型之產生源,例如以測試圖型產生 裝置及波形整形器來產生。 驅動器DR1將由半導體試驗裝置以高位準電壓, 低位準VIL電壓把邏輯信號變換成一定波幅電壓之高速驅 --------^--------- e (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(⑶S)A4規格(21〇 X 297公爱) 4 476870 A7V. Description of the Invention (i) This month is about the signal driven from the driving end of the transmission line. When 2 points are added to the money, one of the waveform signals received by the two ends of the two transmission lines can be reduced. Useless oscillating waveforms to obtain more loyal H Tiger's 2-knife transmission line, two-branch drive circuit, and semiconductor test equipment using this transmission line. ^ Firstly, the schematic diagram of the bifurcated driving circuit used in the semiconductor test device shown in Fig. 4 is as follows. In this case, the bifurcation driving circuit divides the transmission line into two branches on the way of the transmission line. At the same time, the terminal form of a transmission line includes a parallel terminal and a series terminal. In this case, the resistance is connected in series with the transmission terminal side. Furthermore, the 'semiconductor test device' is a device for f, whose technology is well known, so the description of the overall system architecture is omitted. This semiconductor test device has a multi-channel driver. However, when measuring most time lapses at the same time, the limited number of driver channels is sometimes not enough. If a 2-div drive circuit is used at this time, sometimes the number of components that can be tested can be doubled. The main components of FIG. 4 include the pulse signal source ⑽ 'driver DR1, series termination resistor TR2, third transmission line ⑽, first transmission line CB1, second transmission line CB2, and 2 units under test. The pulse signal source 100 in a semiconductor test device is used to generate a test pattern required for testing a DUT, such as a test pattern generating device and a waveform shaper. Driver DR1 will be driven by the semiconductor test device with high-level voltage and low-level VIL voltage to convert the logic signal to a high-speed drive with a certain amplitude voltage -------- ^ --------- e (Please read the back first Please pay attention to this page before filling in this page) This paper size is applicable to China National Standard (CDS) A4 specification (21〇X 297 public love) 4 476870 A7

476870 經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明(3 ) 線路CB2之一端連接在上述第3傳送線路CB3。再者,當 然是適當地連接,使此連接點之特性阻抗不會發生不連續 〇 兩個DUT係同一元件,裝設在例如信息處理裝置内之 接觸專用之插座(連接器)供使用。兩DUT間之距離因不同 系統而異,但接近例如10cm程度。連接在一方之DUT之1C 插腳端稱作第1接收端,另一方稱作第2接收端。 而DUT之兩接收端分別存在有DUT本身之輸入電容量 及1C插座之雜散電容量之數微微法拉(picofara(j)之分布電 容量 Csl、Cs2。 其次再說明第3圖所示之不適合之波形。在第4圖, 從2分岐點至第1接收端之往路稱作PASSlf,復路稱作 PASSlr,從2分岐點至第2接收端之往路稱作PASS2f,復 路稱作PASS2r。 第3圖A、B、C係接收端之波形失真。一方之第3圖C 之接收波形係2分岐第4圖之傳送線路之2分岐點至接收端 之兩傳播延遲量Tdl、Td2是同一延遲量時之兩接收端之 接收波形例。這時是理想之接收波形,沒有問題。亦即, 這時之波形傳播是大致上從兩接收端全反射,完全以同相 位,同電壓回到2分岐點。因此,兩返回之信號則直接經 由第3傳送線路CB3在串聯終端電阻TR2終端而結束。 另一方之第3圖A、B之接收波形,係第4圖之從2分岐 點至接收端之第1傳送線路CB1之播延遲量Tdl,與第2傳 送線路CB2之傳播延遲量Td2為稍有不同之傳播延遲量時 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 6 --------------------訂------ (請先閱讀背面之注意事項再填寫本頁) 476870 A7 B7 經濟部智慧財產局員工消費合作社印製 五、發明說明(4 之情形,是這時之兩接收端之一方之振盪波形(參照第3圖 A),與另一方之振盪波形(參照第3圖6)之一個例子。傳播 延遲量之差異可能是,縱使以同樣之長度切斷同一電纜, 因電繞末端之焊接時之不劃一而產生之延遲差造成,同時 ’縱使第1傳送線路CB1與第2傳送線路CB2具有同一傳播 延遲量’但因接觸子(IC插座等)等之雜散電容,或輸入電 容互異之元件(製造批次,製造商等)所產生之雜散電容Csl 、Cs2 ’而在往路,復路之總合傳播延遲時間產生差異時 ’也會產生同樣之振盪波形。 再說明第3圖之振盪波形。在2分岐點時,驅動器送 出之驅動波形信號2分岐而在兩接收端來回,發生全反射 而分別返回。這時之波形傳播是以不同之相位關係回到2 分岐點’因此,除了經由第3傳送線路CB3在串聯終端電 阻TR2終端以外,也再度傳播至另一方之傳送線路(第1傳 送線路CB1,第2傳送線路CB2)。因為這種情形重覆發生 之結果’產生第3圖A、B之振盪波形。本圖之振盪波幅( 參照第3圖D)與上述相位差及波形之通過速率有關係。而 振盪周期(參照第3圖E)則與一方之往路PASS 1 f及復路 PASSlr ’另一方之往路pASS2f及復路PASS2r有關係。 而為了試驗實施,近幾年之以數百MHz以上之頻率動 作之南速元件,有必要產生施加更高速之通過速率(例如〇 . 2nS/V)之波形。隨此,稍許之上述相位差也會成為很大之 振盪波幅。 而脈衝之邊緣間隔也會接近,因此振盪波幅(參照第3 -------^----裳--------訂--------- (請先閱讀背面之注意事項再填寫本頁) 476870 A7 五、發明說明(5 ) Θ ) f、咸月J下一個邊緣便會到達。因此,雖然規定 在疋疋寺但仍會文到之前之脈衝之前緣/後緣之振 盪波形之影響,使波形變化(參照第3圖F、G)。其結果, 之後=脈衝之前緣/後緣之邊緣定時便如第3圖Η 發生變 化。这種情形對要求有定時精確度之半導體試驗裝置很不 理想。476870 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs A7 B7 V. Description of the Invention (3) One end of the line CB2 is connected to the third transmission line CB3. Furthermore, of course, it is properly connected so that the characteristic impedance of this connection point does not occur discontinuously. Two DUTs are the same component and are installed in a contact-dedicated socket (connector) in an information processing device for use, for example. The distance between two DUTs varies depending on the system, but is close to, for example, about 10 cm. The 1C pin terminal connected to one DUT is called the first receiving terminal, and the other is called the second receiving terminal. The two receiving ends of the DUT respectively have the input capacitance of the DUT and the stray capacitance of the 1C socket. The picofara (j) distributed capacitances Csl, Cs2. Next, the unsuitability shown in FIG. 3 will be explained. In Figure 4, the path from 2 points to the first receiving end is called PASSlf, the double path is called PASSlr, the path from 2 points to the second receiving end is called PASS2f, and the double path is called PASS2r. 3 Figures A, B, and C are waveform distortions at the receiving end. The receiving waveforms of Figure 3 on one side are the two delays from the two branch points of the transmission line in Figure 4 to the receiver. Tdl and Td2 are the same delay amount. An example of receiving waveforms at the two receiving ends at this time. This is an ideal receiving waveform without any problems. That is, the waveform propagation at this time is approximately totally reflected from both receiving ends, completely in the same phase, and the same voltage returns to 2 points. Therefore, the two returned signals end directly through the third transmission line CB3 at the termination of the series termination resistor TR2. The receiving waveforms of Figure 3A and B of the other side are from the 2nd branch point to the receiving end of Figure 4 1 Broadcast delay amount Tdl of transmission line CB1, and When the propagation delay amount Td2 of the second transmission line CB2 is a slightly different propagation delay amount, the paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm) 6 ----------- --------- Order ------ (Please read the precautions on the back before filling out this page) 476870 A7 B7 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs Is an example of the oscillating waveform of one of the two receiving ends at this time (refer to Fig. 3A) and the oscillating waveform of the other (refer to Fig. 3). The difference in the amount of propagation delay may be that even with the same length The same cable was cut due to the delay difference caused by the non-uniformity of the welding end of the electrical winding. At the same time, "even though the first transmission line CB1 and the second transmission line CB2 have the same propagation delay amount", but the contactor (IC socket, etc.) ) And other stray capacitances, or stray capacitances Csl, Cs2 generated by components with different input capacitances (manufacturing batch, manufacturer, etc.) The same oscillating waveform is generated. The oscillating waveform of Fig. 3 will be explained again. At 2 points of divergence, the drive waveform signal sent by the driver is 2 points of divergence, and the two receiving ends go back and forth, and total reflection occurs and returns separately. At this time, the waveform propagation returns to the 2 points of divergence with different phase relationships. 3 The transmission line CB3 is transmitted to the transmission line of the other party (the first transmission line CB1, the second transmission line CB2) outside the series terminating resistor TR2. The result of repeated occurrence of this situation is' Figure 3A Oscillation waveforms of B and B. The oscillation amplitude of this figure (refer to Figure 3D) is related to the phase difference and the passing rate of the waveform. The oscillation period (refer to FIG. 3E) is related to the one-way approach PASS 1 f and the double-pass PASSlr ’the other-way approach pASS2f and the double-pass PASS2r. For test implementation, in recent years, it has been necessary to generate a waveform that applies a higher speed (eg, 0.2 nS / V) for a South-speed device operating at a frequency of hundreds of MHz or more. With this, the slight phase difference mentioned above also becomes a large oscillation amplitude. The edge interval of the pulse will also be close, so the amplitude of the oscillation (refer to Section 3 ------- ^ ---- Shang -------- Order --------- (please first Read the notes on the back and fill in this page) 476870 A7 V. Description of the invention (5) Θ) f. The next edge of Xianyue J will arrive. Therefore, although it is stipulated in Daigoji Temple, the influence of the oscillating waveform of the leading and trailing edges of the previous pulse will still be described and the waveform will be changed (refer to Figure 3, F, G). As a result, the edge timing of the leading edge of the trailing edge / the trailing edge changes as shown in FIG. 3 (a). This situation is not ideal for semiconductor test equipment that requires timing accuracy.

產生上述振盪波形,特別對試驗高速元件時,向DUT 施加適當之試驗波形會造成困難,其結是在維持元件試驗 之性能上,十分不妥。 在以上所況明之傳統技術,以一條傳送線路傳送高 速之脈衝信號,從途中2分岐而供給兩處接收端之形態之2 分岐傳送線路容易產生無用之振盪波形。這在接收端會成 為失真之波形,使波形之邊緣之定時確度惡化。這是非常 不好之實用上之難點。 i 因此,本發明要解決之課題是,提供,能夠減低以 一條傳送線路從驅動端驅動之信號,在途中加以2分岐,2 分岐之兩傳送線路之接收端之接收波形信號中之無用之振 盪波形之2分岐傳送線路,2分岐驅動電路及所使用之半導 體試驗裝置。 智 慧 財 產 局 員 工 消 費 第1 ’為了解決上述課題,本發明之架構是,在備有 串聯終端電阻TR2,一定之特性阻抗之第3傳送線路CB3( 例如同軸線路或微波帶狀線路),具有第3傳送線路CB3之 特性阻抗值之兩倍之特性阻抗值之第1傳送線路cm與第2 傳送線路CB2,串聯終端電阻TR2之一端連接在第3傳送 1 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)The above-mentioned oscillating waveforms are generated, and especially when testing high-speed components, it is difficult to apply appropriate test waveforms to the DUT. The reason is that it is very inappropriate to maintain the performance of component testing. In the conventional technology explained above, a high-speed pulse signal is transmitted by one transmission line, and the two-divided transmission line in the form of two-division transmission to two receiving ends on the way is prone to generate useless oscillation waveforms. This will become a distorted waveform at the receiving end, making the timing of the edges of the waveform worse. This is a very difficult practical difficulty. Therefore, the problem to be solved by the present invention is to provide a method that can reduce the useless oscillation in the received waveform signal at the receiving end of the two transmission lines on the receiving end by reducing the signal driven from the driving end by one transmission line on the way. Waveform bifurcated transmission line, 2-branched drive circuit and semiconductor test equipment used. Intellectual Property Bureau employee consumption No. 1 'In order to solve the above-mentioned problem, the structure of the present invention is that a third transmission line CB3 (for example, a coaxial line or a microwave strip line) provided with a series termination resistor TR2 and a certain characteristic impedance is provided. 3 The characteristic impedance value of the transmission line CB3 is twice the characteristic impedance value of the first transmission line cm and the second transmission line CB2, and one end of the series termination resistor TR2 is connected to the third transmission 1 The paper size applies to the Chinese National Standard (CNS) A4 size (210 X 297 mm)

I 476870 經濟部智慧財產局員工消費合作社印製 A7 -------_ _ 五、發明說明(6 ) " 線路CB3之-端,第3傳送線路CB3之另一端則分別連接 在第1傳送線路CB1與第2傳送線路CB2之兩線路之一端而 2分岐,對第丨傳送線路CB1之另一端(稱作第丨接收端)與第 2傳送線路CB2之另一端(稱作第2接收端),從上述線路之 串聯終端電阻TR2之另一端(稱作驅動端)施加高速之驅動 波形信號,經2分配而向第丨接收端及第2接收端之兩端傳 送供應一定品質之波形信號之2分岐傳送線路, 於第1傳送線路CB1與第2傳送線路CB2之接收端之兩 端間,具備有連接波形改善構件1〇之構成構件,以設法提 高接收端之接收波形之品質,為其特徵。 依據本發明時,可以實現,從一條傳送線路之驅動 端驅動之虎,在途中加以2分岐時,能夠減低2分岐之兩 傳送線路之接收端之接收波形信號中之無用之振盪波形之 2分岐傳送線路。 第2,為了解決上述課題,本發明之架構是,在備有 驅動器,串聯終端電阻丁!^,一定之特性阻抗之第3傳送 線路CB3(例如同軸線路或微波帶狀線路),具有第3傳送線 路CB3之特性阻抗值之兩倍之特性阻抗值之第丨傳送線路 CB1與第2傳送線路CB2,驅動器可接受輸入之波形信號 ,將經緩衝之驅動波形信號連接供應至串聯終端電阻TR2 之一端,以驅動器之輸出阻抗及串聯終端電阻TR2構成對 第3傳送線路CB3成為串聯終端之一定阻抗,串聯終端電 阻TR2之另一端連接在第3傳送線路CB3之一端,第3傳送 線路CB3之另一端則分別連接在第1傳送線路cB 1與第2傳 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 裝--------訂------ (請先閱讀背面之注咅?事項再填寫本頁) 禮 9 476870 經濟部智慧財產局員工消費合作社印製 A7 -----------B7__ 五、發明說明(7 ) 送線路CB2之兩線路之一端而2分岐,對第“專送線路CB1 之另一端(稱作第1接收端)與第2傳送線路CB2之另一端(稱 作第2接收端),從上述驅動器之輸出端(驅動)端產生高速 之驅動波形信號,經2分配而向第丨接收端及第2接收端之 兩端傳送供應一定品質之波形信號之2分岐驅動電路, 於第1傳送線路CB1與第2傳送線路CB2之接收端之兩 端間,具備有連接波形改善構件1〇之構成構件,以設法提 鬲接收波形之品質,為其特徵。 第5圖(b)表示本發明之解決手段。 而上述2分岐傳送線路或上述2分岐驅動電路之特徵 是,連接在兩接收端間之波形改善構件1〇之一個形態是, 具有與該第1傳送線路CB1之特性阻抗值之同一特性阻抗 之第4傳送線路CB4(例如同軸線路或微波帶狀線路)。 而上述2分岐傳送線路或上述2分岐驅動電路之特徵 是,連接在兩接收端間之波形改善構件1〇之一個形態是, 具有該第1傳送線路CB1之特性阻抗值之數分之一以下(例 如1 / 5以下)之阻抗之電阻元件。 而上述2分岐傳送線路或上述2分岐驅動電路之特徵 是,連接在兩接收端間之波形改善構件1〇之一個形態是, 具有該第1傳送線路CB1之特性阻抗值之數分之一以下(例 如1 / 5以下)之阻抗之電容元件。 第5圖(c)表示本發明之解決手段。 而上述2分岐傳送線路或上述2分岐驅動電路之特徵 疋,連接在兩接收端間之波形改善構件1〇之一個形態是, 本紙張尺度義+目國冢標準(CNS)A4規格(21G x 297公釐了 10 ^--------^------ C請先閱讀背面之注意事項再填寫本頁} 476870 A7I 476870 Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs A7 -------_ _ V. Description of Invention (6) " The -end of line CB3, and the other end of the third transmission line CB3 are connected to 1 transmission line CB1 and the second transmission line CB2 are divided into two ends, and the other end of the transmission line CB1 (called the receiving end) and the other end of the second transmission line CB2 (called the second (Receiving end), the high-speed driving waveform signal is applied from the other end (referred to as the driving end) of the series termination resistor TR2 of the above line, and is distributed to the two ends of the first and second receiving ends via a 2 distribution to supply a certain quality The two-division transmission line of the waveform signal is provided between the two ends of the receiving end of the first transmission line CB1 and the second transmission line CB2 with a structural member connecting the waveform improving member 10 to improve the quality of the receiving waveform at the receiving end. As its characteristic. According to the present invention, it is possible to realize that when a tiger driven from the driving end of one transmission line is added with 2 points on the way, it can reduce the 2 points of the unnecessary oscillation waveform in the received waveform signals at the receiving ends of the two transmission lines. Transmission line. Secondly, in order to solve the above-mentioned problems, the structure of the present invention is that a third transmission line CB3 (for example, a coaxial line or a microwave strip line) having a certain characteristic impedance is provided with a driver, a series terminating resistor D, and a certain characteristic impedance. The transmission impedance of transmission line CB3 is twice the characteristic impedance value of transmission line CB1 and second transmission line CB2. The driver can accept the input waveform signal and supply the buffered driving waveform signal to the series termination resistor TR2. At one end, the output impedance of the driver and the series termination resistor TR2 constitute a certain impedance for the third transmission line CB3 to become a series termination. The other end of the series termination resistor TR2 is connected to one end of the third transmission line CB3, and the other of the third transmission line CB3. One end is connected to the first transmission line cB 1 and the second transmission respectively. The paper size is applicable to China National Standard (CNS) A4 (210 X 297 mm). (Please read the note on the back? Matters before you fill out this page) Gift 9 476870 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs A7 ----------- B7__ V. Description of Invention (7) Send Line CB2 of the two lines The other end of the "dedicated transmission line CB1 (referred to as the first receiving end) and the other end of the second transmission line CB2 (referred to as the second receiving end), from the output end (drive) of the above driver The terminal generates a high-speed driving waveform signal, and transmits the 2 branched driving circuit that supplies a waveform signal of a certain quality to the two ends of the first receiving terminal and the second receiving terminal through 2 distributions. The first transmission line CB1 and the second transmission line CB2 Between the two ends of the receiving end, there are structural members connected to the waveform improving member 10 to try to improve the quality of the received waveform and its characteristics. Figure 5 (b) shows the solution of the present invention. A characteristic of the transmission line or the above-mentioned bifurcated driving circuit is that a form of the waveform improving member 10 connected between the two receiving ends is a fourth transmission line having the same characteristic impedance as the characteristic impedance value of the first transmission line CB1. CB4 (such as a coaxial line or a microwave strip line). The above-mentioned two-division transmission line or the two-division driving circuit is characterized in that one form of the waveform improving member 10 connected between the two receiving ends is, A resistance element having an impedance of less than a fraction of the characteristic impedance value of the first transmission line CB1 (for example, less than one-fifth). The characteristic of the above-mentioned two-distribution transmission line or the two-distribution drive circuit is that it is connected between two receivers. One form of the waveform improvement member 10 between terminals is a capacitive element having an impedance of a fraction of a characteristic impedance value of the first transmission line CB1 (for example, less than one-fifth). Figure 5 (c) shows Means for Solving the Problem The characteristic of the above-mentioned two-division transmission line or the two-division driving circuit described above, one form of the waveform improving member 10 connected between the two receiving ends is: this paper standard meaning + Megunitsu standard (CNS ) A4 size (21G x 297 mm 10 ^ -------- ^ ------ C Please read the notes on the back before filling out this page} 476870 A7

A7 B7A7 B7

經濟部智慧財產局員工消費合作社印製Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs

、而上述半導體試驗裝置之特徵是,波形改善構件係 連接在,對應於以電氣方式接觸於半導體試驗裝置所試驗 之兩個被試驗元件之同一 IC插腳之兩接觸子間。 茲參照第1圖之2分岐傳送線路之原理圖,第2圖之2 分岐驅動電路之原理®,第3圖之說明接收端之波形失真 之圖,第5圖之波形改善構件之3個形態例子,說明本發明 如下。再者,對應傳統架構之元件標示同一記號。 首先說明本發明之架構。 第1圖係2分岐傳送線路之架構,其主要構成元件有 ,脈衝信號源100,串聯終端電阻TR2,第3傳送線路CB3 ,第1傳送線路CB1 ,第2傳送線路CB2,波形改善構件⑺ 。這時是以,對第丨接收端與第2接收端之兩端傳送供應驅 動波形信號之忠實之波形信號為其㈣。這是對傳統架構 追加波形改善構件10而達成。其他構成要素與傳統者是同 一要素,因此說明從略。 再者,在第1接收端與第2接收端進行接收之裝置或 疋件等之輸入,假設分別存在有雜散電容Csl、Cs2,但 雜散電容以外另有電阻成分之負載也可以。但其電阻值必 須例如1 0 k Ω以上,較1 〇 〇 ω之傳送線路之特性阻抗在 實用上十分大之值方可。 波形改善構件10係連接在第1傳送線路Cb 1與第2傳送 線路CB2之接收端之兩端間。 波形改善構件10之具例子是,使用具有與該第1傳送 線路CB 1之特性阻抗值之同一特性阻抗,例如1 〇 〇 〇之第The above-mentioned semiconductor test apparatus is characterized in that the waveform improving member is connected between two contactors corresponding to the same IC pin of two test elements tested in the semiconductor test apparatus by electrical contact. Refer to the schematic diagram of the bifurcated transmission line in Figure 1, the principle of the bifurcated drive circuit in Figure 2 (2), the waveform distortion diagram at the receiving end in Figure 3, and the three forms of the waveform improvement component in Figure 5. Examples illustrate the invention as follows. Moreover, the components corresponding to the traditional architecture are marked with the same symbol. First, the architecture of the present invention will be described. Fig. 1 is a structure of a 2-divided transmission line. The main components are: a pulse signal source 100, a series termination resistor TR2, a third transmission line CB3, a first transmission line CB1, a second transmission line CB2, and a waveform improvement component ⑺. At this time, the loyal waveform signal transmitted to the two ends of the first receiving end and the second receiving end is a driving waveform signal. This is achieved by adding a waveform improvement member 10 to the conventional architecture. The other components are the same as those of the traditional ones, so the description is omitted. Furthermore, it is assumed that stray capacitances Csl and Cs2 are present at the input of the device or component receiving at the first receiving end and the second receiving end, but a load having a resistance component other than the stray capacitance may be used. However, its resistance value must be, for example, 10 k Ω or more, which is a practically large value compared with the characteristic impedance of a transmission line of 100 ω. The waveform improving means 10 is connected between both ends of the receiving end of the first transmission line Cb1 and the second transmission line CB2. An example of the waveform improving member 10 is to use the same characteristic impedance as the characteristic impedance value of the first transmission line CB 1, for example, the 1st

本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐This paper size applies to China National Standard (CNS) A4 (210 X 297 mm)

«^--------tr------ (請先閱讀背面之注意事項再填寫本頁) 476870 五 A7 、發明說明(1〇 ) 4傳送線路CB4。而此第4傳送線路CB4之傳送延遲量並沒 有限制,只要兩接收端可以連接便可。當然,此傳送線路 可以使用同軸線路或微波帶狀線路之任一方。 其次再參照第1圖及第3圖,說明藉上述架構之波形 改善。假設第1傳送線路CB1與第2傳送線路CB2之傳播延 遲量有差異。又如第1圖所示,一方之一循環路徑Lp 1係 依第1傳送線路CB1,第4傳送線路CB4,第2傳送線路CB2 之順序之路徑,而另一方之一循環路徑LP2係依第2傳送 線路CB2,第4傳送線路CB4,第1傳送線路CB1之順序之 路徑。 本發明係因追加第4傳送線路CB4,因此不像傳統在 兩接收端反射回到2分岐點,而是形成繞一循環路徑LP1 、LP2回到2分岐點之一循環路徑。在此應注意的是,兩 一循環路徑LP1、LP2均通過同一傳送線路這一點。因此 ’雙方之一循環路徑LP1、LP2之傳播延遲量完全相同。 這是說,縱使第1傳送線路CB1與第2傳送線路CB2之 傳播延遲量有差異,但在2分岐點2分配之驅動波形信號之 雙方,分別經一個循環而回到該2分岐點時,兩信號恒以 同一定時回來。其結果,不會發生如傳統之第3圖A、B所 示之無用之振盪波形,本發明可以在第1接收端與第2接收 端之兩接收端獲得如第3圖C所示之理想之波形,是一項 應特別強調之優點。 再者,第4傳送線路CB4之連接點,最好是連接於第J 接收點之端點與第2接收點之端點之理想之一循環形態, -----------裝--------訂--------—^9. (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 476870 A7 五、發明說明(11 ) 經濟部智慧財產局員工消費合作社印製 但連接於離該端點幾個瓜❿之位置時,因無用之振盪波形 極小,因此實用上無問題。 其次,再參照第5圖說明波形改善構件1〇之其他具体 例子。 第5圖(a)係波形改善構件1〇之概念連接圖。第5圖(1^ 係對應第1圖之等效電路。如上述,分配給第丨傳送線路cbi 與第2傳送線路C B 2之驅動波形信號只要能一個循環後回 來即可。 第5圖(c)之架構例子是,在第5傳送線路cB5之途中或 在線路之任意地點串聯插入可使高頻成份通過之電容器 C1之形悲。這疋因為從振盪波形之觀點而言,直流成份 或低頻成份可以不計,不致於使波形惡化。亦即,對應波 形之則緣或後緣之通過速率之高頻成份只要能一個循環通 過便可以。因此,亦可視需要串聯插入對應邊緣之通過速 率之一定電容值例如1000pf程度之電容器。這時也是會 同一疋時在2分岐點回來同一波幅之波形,不會產生無 之振盪波形,因此實用上沒有任何問題。 第5圖(d )之架構例子是,在第5傳送線路cB5之途 或在線路之任意地點串聯插入可使分配之驅動波形信號 夠一個循%通過之程度之電阻值例如,特性阻抗為丨〇 〇 之傳迗線路時,為例如} / 5以下之10 Ω以下之電阻R1之形 態。XI時也是會以同一定時在2分岐點回來同一波幅之波 形,不會產生無用之振盪波形,因此實用上沒有任何問題 以 用 中 能 Ω«^ -------- tr ------ (Please read the precautions on the back before filling out this page) 476870 Five A7 、 Instructions (1〇) 4 Transmission line CB4. The transmission delay of the fourth transmission line CB4 is not limited, as long as the two receiving ends can be connected. Of course, this transmission line may use either a coaxial line or a microwave strip line. Next, referring to Fig. 1 and Fig. 3, the waveform improvement by the above-mentioned structure will be described. It is assumed that the propagation delay amounts of the first transmission line CB1 and the second transmission line CB2 are different. As shown in FIG. 1, one of the circulation paths Lp 1 is a path in the order of the first transmission line CB1, the fourth transmission line CB4, and the second transmission line CB2, and the other circulation path LP2 is in accordance with the order 2 transmission line CB2, 4th transmission line CB4, 1st transmission line CB1 in the order of the order. Because the fourth transmission line CB4 is added in the present invention, unlike the traditional reflection at the two receiving ends to return to the 2 branch point, it forms a circular path around a circular path LP1 and LP2 to return to the 2 branch point. It should be noted here that both the loop paths LP1 and LP2 pass through the same transmission line. Therefore, the propagation delays of cyclic paths LP1 and LP2 are the same. This means that even if the propagation delay amounts of the first transmission line CB1 and the second transmission line CB2 are different, when the two driving waveform signals allocated at the 2nd branch point 2 return to the 2nd branch point through a cycle, Both signals always return at the same timing. As a result, the useless oscillating waveforms shown in the traditional Figure 3A and B will not occur, and the present invention can obtain the ideal shown in Figure 3C at the two receiving ends of the first receiving end and the second receiving end. The waveform is an advantage that should be particularly emphasized. In addition, the connection point of the fourth transmission line CB4 is preferably an ideal circular form that connects the endpoint of the J receiving point and the endpoint of the second receiving point, ----------- Packing -------- Order ------------ ^ 9. (Please read the precautions on the back before filling out this page) Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 476870 A7 V. Invention Note (11) When printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs but connected to a few places away from the endpoint, the useless oscillation waveform is extremely small, so there is no practical problem. Next, referring to Fig. 5, another specific example of the waveform improving means 10 will be described. FIG. 5 (a) is a conceptual connection diagram of the waveform improving member 10. Fig. 5 (1 ^ is equivalent to the equivalent circuit of Fig. 1. As mentioned above, the driving waveform signals allocated to the first transmission line cbi and the second transmission line CB 2 only need to return after one cycle. Fig. 5 ( An example of the architecture of c) is the insertion of a capacitor C1 that can pass high-frequency components in series on the fifth transmission line cB5 or anywhere on the line. This is because from the standpoint of the oscillating waveform, the DC component or The low-frequency components can be ignored without deteriorating the waveform. That is, the high-frequency components corresponding to the passing rate of the edge or trailing edge of the waveform can be passed in a loop. Therefore, it is also possible to insert the passing rate of the corresponding edge in series as required. A capacitor with a certain capacitance value, for example, about 1000 pf. At this time, it will also return a waveform with the same amplitude at 2 points at the same time, and no oscillating waveform will be generated, so there is no problem in practical use. The structure example of Figure 5 (d) is, Inserting in series on the fifth transmission line cB5 or at any place on the line can make the assigned driving waveform signal have a resistance value enough to pass by%. For example, For a transmission line with a characteristic impedance of 丨 〇〇, it is in the form of, for example, a resistor R1 of 10 Ω or less below / 5. At XI, it will also return a waveform with the same amplitude at 2 points at the same timing, which will not produce uselessness. Oscillation waveform, so there is no problem in practice to use medium energy Ω

-----------裝--------訂---------^9. (請先閱讀背面之注意事項再填寫本頁) 476870----------- Install -------- Order --------- ^ 9. (Please read the precautions on the back before filling this page) 476870

經濟部智慧財產局員工消費合作社印制衣 五、發明說明(12 ) 並可視需要,使用串聯連接第5圖(c)之電容器C1與第 5圖(d )之電阻r 1而成之波形改善構件1 〇。 再者’在第(b、c、d)圖,若兩接收端靠近到幾個mm 程度,兩接收端之波形劣化是實用上無問題之程度時,可 視需要用單線取代第5傳送線路CB5。 上述2分岐傳送線路之具体應用例子有如第2圖所示 ,應用在半導體試驗裝置之針腳電子電路所具備之驅動頻 道之例子。亦即,向針腳電子電路之驅動器DR1之輸出端 ,及連接在此輸出端之兩個GUT之對應之同一 1(:插腳間, 經由工作板或尚頻固定連接器分配給信息處理裝置或探測 裝置之接點之2分岐傳送線路。如上述,因應用本發明, 可以很忠貫地將驅動器DR1之波形直接施加在〇1;丁之IC插 腳,其結果,可以獲得能以優異之波形品質實施元件試驗 之很大之優點。因而得提高半導體試驗裝置之元件測試品 質,及進一步提昇定時測量之精確度。 從上述w兒明内谷可以明白,本發明可以收到下述效 果0 如以上所說明,依據本發明時,因為是採用具備有 在第1傳送線路CB1與第2傳送線路CB2之接收端之兩端間 連接波形改善構件之構件之架構,因此,在2分岐點2分配 之驅動波形信號之雙方分別在一個循環後回到該2分岐點 時,兩信號悝以同-定時返回,0此不會受到第!傳送線 路CB1與第2傳送線路CB2之傳送延遲量之差異之影響。 其結果,可以獲得,消除無用之振盪波形,以良好之波形 本紙張尺度適用中國國家標準(CNS)A4規格(21〇二297八敕、----------- •裝--------訂---- (請先閱讀背面之注意事項再填寫本頁) 15Printed by the Consumers ’Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs. 5. Description of the invention (12). If necessary, use the capacitor C1 in Figure 5 (c) and the resistor r 1 in Figure 5 (d) to improve the waveform. Component 1 〇. Furthermore, in Figure (b, c, and d), if the two receiving ends are close to a few millimeters, and the waveform deterioration of the two receiving ends is practically no problem, you can replace the fifth transmission line CB5 with a single line if necessary. . A specific example of the application of the above-mentioned two-division transmission line is shown in FIG. 2 and is an example of a drive channel provided in a pin electronic circuit of a semiconductor test device. That is, the output terminal of the driver DR1 of the pin electronic circuit, and the corresponding 1 (: between pins of the two GUTs connected to this output terminal, are allocated to the information processing device or detection via a working board or a fixed frequency connector. The two-division transmission line of the device's contact points. As described above, because of the application of the present invention, the waveform of the driver DR1 can be directly applied to 〇1; the IC pin of Ding. As a result, excellent waveform quality can be obtained. It is a great advantage to implement the component test. Therefore, it is necessary to improve the component test quality of the semiconductor test device, and further improve the accuracy of timing measurement. As can be understood from the foregoing, the present invention can obtain the following effects: 0 as above In the description, according to the present invention, because a structure is provided that has a structure that connects a waveform improving member between both ends of the receiving end of the first transmission line CB1 and the second transmission line CB2, it is allocated at 2 points 2 When both sides of the driving waveform signal return to the 2 points after one cycle, the two signals will return with the same timing, 0 will not receive the first! Transmission line CB1 The effect of the difference in the transmission delay amount of the second transmission line CB2. As a result, it is possible to obtain and eliminate useless oscillation waveforms, and to use good waveforms. ----------- • Install -------- Order ---- (Please read the notes on the back before filling this page) 15

品質或定時供稱給兩接收端之值得特別強調之優點。 又若將本發明應用在半導體試驗裝置之針腳電子電 路之驅動頻道時,則可以實現半導體試驗裝置之元件測試 品質之提高,及定時測量精確度之進一步之提昇。 因此,本發明之技術效果很大,產業上之經濟效果 也很大。 圖式之簡單說明 第1圖係本發明之2分岐傳送線路之原理圖。 第2圖係本發明之2分岐驅動電路之原理圖。 第3圖係說明在接收端之波形失真之圖。 第4圖係傳統之半導體試驗裝置所使用之2分岐驅動 電路之原理圖。 第5圖係本發明之波形改善構件之3個形態例子。 元件標號對照 ^^裝--------訂---- (請先閱讀背面之注意事項再填寫本頁)The advantages of quality or timing confessions to both receivers deserve special emphasis. If the present invention is applied to a driving channel of a pin electronic circuit of a semiconductor test device, the component test quality of the semiconductor test device can be improved, and the timing measurement accuracy can be further improved. Therefore, the technical effect of the present invention is great, and the industrial economic effect is also great. Brief Description of the Drawings Figure 1 is a schematic diagram of a bifurcated transmission line of the present invention. Fig. 2 is a schematic diagram of a bifurcated driving circuit of the present invention. Figure 3 is a diagram illustrating waveform distortion at the receiving end. Fig. 4 is a schematic diagram of a bifurcated driving circuit used in a conventional semiconductor test device. Fig. 5 is an example of three forms of the waveform improving member of the present invention. Component number comparison ^^ 装 -------- Order ---- (Please read the precautions on the back before filling this page)

I ϋ I II ϋ I I

S 經濟部智慧財產局員工消費合作社印製 100.··脈衝信號源 10…波形改善構件 CB1…第1傳送線 CB2···第2傳送線路 CB3···第3傳送線路 CB4···第4傳送線路 TR2···串聯終端電阻 TD1,TD2,TD3.··傳播延遲量 Csl、Cs2···雜散電容 DR1·.·驅動器 本紙張尺度適用中國國豕標準(CNS)A4規格(210 X 297公釐) 16S Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 100. Pulse signal source 10 ... Waveform improvement component CB1 ... First transmission line CB2 ... Second transmission line CB3 ... Third transmission line CB4 ... 4Transmission line TR2 ··· Series termination resistors TD1, TD2, TD3 .. · Propagation delays Csl, Cs2 ··· Stray capacitance DR1 ··· Driver This paper standard applies to China National Standard (CNS) A4 specification (210 X 297 mm) 16

Claims (1)

A8 B8 C8A8 B8 C8 476870476870 ΦΜ,--------^---------^91. (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製ΦΜ, -------- ^ --------- ^ 91. (Please read the precautions on the back before filling out this page) Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs A8 B8 C8 D8 六、申請專利範圍 稱作第1接收端)與該第2傳送線路之另一端(稱作第2接 收端),從上述驅動器之輸出端(驅動)端產生高速之驅 動波形信號,經2分配後,向該第丨接收端及該第2接收 端之兩端傳送供應一定品質之波形信號,其特徵在於, 在該第1傳送線路與該第2傳送線路之接收端之兩 端間,具備有連接波形改善構件之構成構件,以設法 提高接收端之接收波形之品質。 0如申請專利範圍第1項之2分岐傳送線路或申請專利範 /圍第2項之2分岐驅動祕,連接在兩接收端間之波形 改善構件,係具有與該第丨傳送線路之特性阻抗值之同 一特性阻抗之第4傳送線路。 4_如申請專利範圍第丨項之2分岐傳送線路或申請專利範 圍第2項之2分岐驅動電路,連接在兩接收端間之波形 改善構件,係具有該第丨傳送線路之特性阻抗值之數分 之一以下之阻抗之電阻元件。 5·如申請專利範圍第丨項之2分岐傳送線路或申請專利範 圍第2項之2分岐驅動電路,連接在兩接收端間之波形 改善構件,係具有該第1傳送線路之特性阻抗值之數分 之一以下之阻抗之電容元件。 6·如申凊專利範圍第丨項之2分岐傳送線路或申請專利範 圍第2項之2分岐驅動電路,連接在兩接收端間之波形 改善構件’係具有與該第丨傳送線路之特性阻抗相同之 第5傳送線路,及具有該第5傳送線路之特性阻抗值之 數分之一以下之阻抗之電容元件。A8 B8 C8 D8 6. The scope of the patent application is called the first receiving end) and the other end of the second transmission line (called the second receiving end), and a high-speed driving waveform signal is generated from the output end (driving) end of the driver. After 2 is allocated, a waveform signal of a certain quality is transmitted and supplied to both ends of the first receiving end and the second receiving end, and is characterized in that two signals between the first transmitting line and the receiving end of the second transmitting line are provided. Between the terminals, there is a constituent member connected to the waveform improving member to try to improve the quality of the received waveform at the receiving end. 0 If the bifurcation transmission line of the first patent application scope or the bifurcation drive of the second patent application scope or the second bifurcation driver of the second patent application scope, the waveform improvement component connected between the two receiving ends has the characteristic impedance of the first transmission line The fourth transmission line with the same characteristic impedance. 4_If the 2 branch transmission circuit of the scope of the patent application or the 2 branch drive circuit of the scope of the patent application, the waveform improvement component connected between the two receiving ends is the characteristic impedance value of the first transmission line. Resistive element with a fraction of a resistance. 5 · If the 2 branch transmission circuit of the first patent application scope or the 2 branch communication drive circuit of the second patent application scope, the waveform improvement member connected between the two receiving ends has the characteristic impedance value of the first transmission circuit. Capacitive element with a fraction of an impedance. 6 · If the two-distribution transmission line in item 丨 of the patent scope or the two-distribution drive circuit in item 2 of the patent application scope, the waveform improvement member connected between the two receiving ends has a characteristic impedance with the first transmission line The same fifth transmission line and a capacitive element having an impedance of a fraction of a characteristic impedance value of the fifth transmission line. 本紙張尺度顧巾關家標準(CNS)A4規格(21〇 X 297公釐3 18 - 經濟部智慧財產局員工消費合作社印製This paper is scaled to Gus Family Standard (CNS) A4 (21 × 297 mm 3 18-Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs A8B8C8D8A8B8C8D8 如申請專利範圍第1項之2分岐傳送線路或申請專利範 圍第2項之2分岐驅動電路,連接在兩接收端間之波形 改。構件’係具有與該第〗傳送線路之特性阻抗相同之 第5傳送線路’及具有該第5傳送線路之特性阻抗值之 數分之一以下之阻抗之電阻元件。 8·如申請專利範圍第丨項之2分岐傳送線路或申請專利範 圍第2項之2分岐驅動電路,連接在兩接收端間之波形 改善構件,係對高頻成分在2分岐點分岐之驅動波形信 號,均傳播通過兩接收端與該波形改善構件,繞一圈 回到該2分岐點之傳送線路。 如申明專利範圍第1項之2分岐傳送線路或申請專利範 圍第2項之2分岐驅動電路,第3傳送線路、第丨傳送線 路’第2傳送線路係同軸線路或微波帶狀線路。 10.如申請專利範圍第2項之2分岐驅動電路,連接在第1接 收端’第2接收端之連接對象係半導體試驗裝置之被試 驗元件(DUT)。 11· 一種半導體試驗裝置,其特徵在於,2分岐傳送線路適 用於’向半導體試驗裝置之針腳電子電路之驅動頻道 之輸出端,及連接於上述驅動頻道之兩個DUT之對應 之同一針腳間之信號之分配供應。 12·如申請專利範圍第11項之半導體試驗裝置,波形改善 構件係連接在,對應於以電氣方式接觸於半導體試驗 裝置所試驗之兩個被試驗元件之同一1C插腳之兩接觸 子間。 I --- (請先閱讀背面之注咅?事項再填寫本頁) 訂---- s'. 本紙張尺度適用中國國家標準(CNS)A4規格(21G x 297公爱) 19For example, the bifurcation transmission line in the first patent application scope or the bifurcation drive circuit in the second patent application scope, the waveform of the connection between the two receiving ends is changed. The component 'is a resistance element having a fifth transmission line having the same characteristic impedance as that of the fifth transmission line and a resistance having a fraction of a fraction of the characteristic impedance value of the fifth transmission line. 8 · If the bifurcated transmission line in item 丨 of the patent application scope or the bifurcated drive circuit in item 2 of the patent application scope, the waveform improvement component connected between the two receiving ends is the drive for the high frequency component at the 2 divergence point. The waveform signals are propagated through the two receiving ends and the waveform improvement component, and return to the transmission line of the 2 points at a circle. For example, the bifurcated transmission line in item 1 of the patent scope or the bifurcated drive circuit in item 2 of the patent application scope, the third transmission line, the first transmission line, and the second transmission line are coaxial lines or microwave strip lines. 10. If the bifurcated driving circuit of item 2 of the patent application scope, the connection target connected to the first receiving end 'second receiving end is a device under test (DUT) of a semiconductor test device. 11. A semiconductor test device, characterized in that a 2 branch transmission line is suitable for the output terminal of the drive channel to the pin electronic circuit of the semiconductor test device, and between the corresponding same pins of the two DUTs connected to the drive channel. Distribution of signals. 12. If the semiconductor test device according to item 11 of the patent application scope, the waveform improvement member is connected between two contactors corresponding to the same 1C pin of the two tested components tested by the semiconductor test device electrically. I --- (Please read the note on the back? Matters before filling out this page) Order ---- s'. This paper size applies to China National Standard (CNS) A4 (21G x 297 public love) 19
TW89106070A 1999-04-08 2000-03-31 Branch transmission line, driver circuit, and semiconductor test system using same TW476870B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11143749A JP2000292491A (en) 1999-04-08 1999-05-24 Two branch transmission line and two branch driver circuit and semiconductor tester employing it

Publications (1)

Publication Number Publication Date
TW476870B true TW476870B (en) 2002-02-21

Family

ID=15346132

Family Applications (1)

Application Number Title Priority Date Filing Date
TW89106070A TW476870B (en) 1999-04-08 2000-03-31 Branch transmission line, driver circuit, and semiconductor test system using same

Country Status (3)

Country Link
JP (1) JP2000292491A (en)
SG (1) SG80677A1 (en)
TW (1) TW476870B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4707957B2 (en) * 2004-02-12 2011-06-22 阪和電子工業株式会社 Waveform observation device
EP1724598A1 (en) 2004-03-12 2006-11-22 Advantest Corporation Semiconductor device test equipment and device interface board
TWI260415B (en) * 2004-03-31 2006-08-21 Nanya Technology Corp Apparatus and method for testing semiconductor device
JP4611885B2 (en) * 2005-12-26 2011-01-12 ルネサスエレクトロニクス株式会社 Inspection system, inspection method, and wiring length adjustment method
WO2010001440A1 (en) * 2008-07-03 2010-01-07 株式会社アドバンテスト Test device and socket board
KR102577446B1 (en) * 2019-02-12 2023-09-11 삼성전자주식회사 A test board, a method for fabricating the test board, a device test apparatus using the test board, and a method for fabricating a semiconductor device using the test board

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0622636A1 (en) * 1993-04-29 1994-11-02 International Business Machines Corporation Method for improving accuracy tester auto-calibration
JP3199908B2 (en) * 1993-06-22 2001-08-20 株式会社東芝 Test circuit for semiconductor integrated circuit
JPH07104030A (en) * 1993-09-30 1995-04-21 Ando Electric Co Ltd Time measuring circuit

Also Published As

Publication number Publication date
SG80677A1 (en) 2001-05-22
JP2000292491A (en) 2000-10-20

Similar Documents

Publication Publication Date Title
US6654270B2 (en) Directional coupling memory module
US5086271A (en) Driver system and distributed transmission line network for driving devices under test
US6275077B1 (en) Method and apparatus for programmable adjustment of bus driver propagation times
CN100574552C (en) Printed circuit board (PCB)
KR20040004437A (en) Symbol-based signaling for an electromagnetically-coupled bus system
TW476870B (en) Branch transmission line, driver circuit, and semiconductor test system using same
KR102048106B1 (en) Directional coupling-type multi-drop bus
TW459141B (en) Driver with transmission path loss compensation
CN108233915A (en) For compensating the circuit of delay mismatch and method
JP3509943B2 (en) Transmission path propagation delay time measurement circuit
US4337433A (en) Clock signal distributing circuit adjusting device and method
US20160179733A1 (en) Two-part electrical connector
US6480021B2 (en) Transmitter circuit comprising timing deskewing means
US6642707B1 (en) High-speed peaking circuit for characteristic impedance control
CN219737650U (en) Testing device and signal testing system
JP4048023B2 (en) Common noise reduction of non-contact differential bus
Lee et al. A crosstalk reduction technique for microstrip MTL using mode velocity equalization
CN201251781Y (en) Signal measuring device
JP3019810B2 (en) Integrated circuit test equipment
JP3666408B2 (en) Semiconductor test equipment
EP2684063B1 (en) Non-contact testing devices for printed circuit boards transporting high-speed signals
JP6551013B2 (en) Cable harness device and electronic device
CN115914491B (en) Image sensing device and method
Gazizov et al. Reduction of high-speed signal distortions in double-layered dielectric PCB interconnects
US6549031B1 (en) Point to point alternating current (AC) impedance compensation for impedance mismatch

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees