TW465188B - Clock gate buffer circuit - Google Patents
Clock gate buffer circuitInfo
- Publication number
- TW465188B TW465188B TW090100008A TW90100008A TW465188B TW 465188 B TW465188 B TW 465188B TW 090100008 A TW090100008 A TW 090100008A TW 90100008 A TW90100008 A TW 90100008A TW 465188 B TW465188 B TW 465188B
- Authority
- TW
- Taiwan
- Prior art keywords
- clock gate
- clock
- buffer circuit
- gate buffer
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
- H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW090100008A TW465188B (en) | 2001-01-02 | 2001-01-02 | Clock gate buffer circuit |
US09/779,398 US6456115B2 (en) | 2001-01-02 | 2001-02-08 | Clock gate buffering circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW090100008A TW465188B (en) | 2001-01-02 | 2001-01-02 | Clock gate buffer circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
TW465188B true TW465188B (en) | 2001-11-21 |
Family
ID=21676900
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW090100008A TW465188B (en) | 2001-01-02 | 2001-01-02 | Clock gate buffer circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US6456115B2 (zh) |
TW (1) | TW465188B (zh) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7599521B2 (en) * | 2004-11-30 | 2009-10-06 | Honda Motor Co., Ltd. | Vehicle vicinity monitoring apparatus |
EP1717783B1 (en) * | 2005-04-28 | 2015-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Data latch circuit, driving method of the data latch circuit, and display device |
TW200703906A (en) * | 2005-07-11 | 2007-01-16 | Via Tech Inc | Circuit and related method for clock gating |
US7227384B2 (en) * | 2005-08-11 | 2007-06-05 | Intel Corporation | Scan friendly domino exit and domino entry sequential circuits |
US7902878B2 (en) * | 2008-04-29 | 2011-03-08 | Qualcomm Incorporated | Clock gating system and method |
US20100176860A1 (en) * | 2009-01-09 | 2010-07-15 | Au Optronics Corporation | Clocked D-type Flip Flop circuit |
US8104012B1 (en) | 2009-01-31 | 2012-01-24 | Xilinx, Inc. | System and methods for reducing clock power in integrated circuits |
US8058905B1 (en) | 2009-01-31 | 2011-11-15 | Xilinx, Inc. | Clock distribution to facilitate gated clocks |
KR101499494B1 (ko) | 2009-10-30 | 2015-03-06 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 논리 회로 및 반도체 장치 |
CN103426935A (zh) | 2009-11-27 | 2013-12-04 | 株式会社半导体能源研究所 | 半导体装置和及其制造方法 |
KR101874144B1 (ko) | 2011-05-06 | 2018-07-03 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 기억 장치 |
TWI568181B (zh) | 2011-05-06 | 2017-01-21 | 半導體能源研究所股份有限公司 | 邏輯電路及半導體裝置 |
TWI536502B (zh) | 2011-05-13 | 2016-06-01 | 半導體能源研究所股份有限公司 | 記憶體電路及電子裝置 |
JP5951351B2 (ja) | 2011-05-20 | 2016-07-13 | 株式会社半導体エネルギー研究所 | 加算器及び全加算器 |
US9135182B2 (en) | 2012-06-01 | 2015-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Central processing unit and driving method thereof |
US8860484B2 (en) | 2013-03-15 | 2014-10-14 | Oracle International Corporation | Fine grain data-based clock gating |
US20160006348A1 (en) * | 2014-07-07 | 2016-01-07 | Ememory Technology Inc. | Charge pump apparatus |
US9979394B2 (en) * | 2016-02-16 | 2018-05-22 | Qualcomm Incorporated | Pulse-generator |
JPWO2021152938A1 (zh) * | 2020-01-29 | 2021-08-05 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5606270A (en) * | 1994-12-16 | 1997-02-25 | Sun Microsystems, Inc. | Dynamic clocked inverter latch with reduced charge leakage |
US5701275A (en) * | 1996-01-19 | 1997-12-23 | Sgs-Thomson Microelectronics, Inc. | Pipelined chip enable control circuitry and methodology |
JP3528413B2 (ja) * | 1996-04-19 | 2004-05-17 | ソニー株式会社 | 関数クロック発生回路並びにそれを用いたイネーブル機能付きd型フリップフロップおよび記憶回路 |
US6249149B1 (en) * | 1997-01-23 | 2001-06-19 | Altera Corporation | Apparatus and method for centralized generation of an enabled clock signal for a logic array block of a programmable logic device |
US6275086B1 (en) * | 1998-11-19 | 2001-08-14 | Fujitsu Limited | Clock signal generator for an integrated circuit |
-
2001
- 2001-01-02 TW TW090100008A patent/TW465188B/zh active
- 2001-02-08 US US09/779,398 patent/US6456115B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20010013796A1 (en) | 2001-08-16 |
US6456115B2 (en) | 2002-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW465188B (en) | Clock gate buffer circuit | |
TW200505140A (en) | Low-to-high level shift circuit | |
WO2003085485A3 (en) | Low-power cmos flip-flop | |
TW200520387A (en) | Programmable low-power high-frequency divider | |
TW367501B (en) | Synchronous semiconductor memory device | |
AU2002233528A1 (en) | Synchronous to asynchronous to synchronous interface | |
WO2002095942A3 (en) | Dual-edge triggered dynamic logic | |
WO2003088289A3 (en) | Dual threshold voltage and low swing domino logic circuits | |
EP0851581A3 (en) | Flip-flop circuit | |
TW200610268A (en) | Level shifter and method thereof | |
KR960009247B1 (en) | Data output buffer of semiconductor integrated circuit | |
EP1187328A3 (en) | Low operational power, low leakage power D-type flip-flop | |
TW200500830A (en) | Hierarchical clock gating circuit and method | |
US20080001628A1 (en) | Level conversion circuit | |
GB9705295D0 (en) | Data processing circuit | |
TW200509531A (en) | Latching dynamic logic structure, and integrated circuit including same | |
GB2355121A (en) | A stress-follower circuit configuration | |
ATE261210T1 (de) | Programmierbare pufferschaltung | |
TW200520386A (en) | Input stage for mixed-voltage-tolerant buffer without leakage issue | |
TW200520384A (en) | An output buffer circuit elminating high voltage insulated transistor and level shift circuit, and an interface circuit using the output buffer circuit | |
DE59907120D1 (de) | Integrierte schaltung mit verbesserter synchronität zum externen taktsignal am datenausgang | |
TW362153B (en) | Delay circuit | |
IL154899A0 (en) | Dual-edge m/n counter | |
WO2006004705A3 (en) | Dynamic-to-static logic converter | |
TW200520382A (en) | Dynamic logic return-to-zero latching mechanism |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent |