TW457556B - By the use of ECR-CVD system to deposite a dielectric with low dielectric constant - Google Patents
By the use of ECR-CVD system to deposite a dielectric with low dielectric constant Download PDFInfo
- Publication number
- TW457556B TW457556B TW88104630A TW88104630A TW457556B TW 457556 B TW457556 B TW 457556B TW 88104630 A TW88104630 A TW 88104630A TW 88104630 A TW88104630 A TW 88104630A TW 457556 B TW457556 B TW 457556B
- Authority
- TW
- Taiwan
- Prior art keywords
- ecr
- dielectric
- manufacturing
- patent application
- scope
- Prior art date
Links
Landscapes
- Formation Of Insulating Films (AREA)
Abstract
Description
^57556^ 57556
產業上之應用領域 入本製程利用在ECR-CVD系統中通入SiH4/〇2/CF4在低在/ 來成長低介電常數(介電常數=3. 17 )的介電質應用在高 速電子元件的製程。 發明背景 目前如何維持我們所希望具備低機械應力,高熱穩定度以 及低水氣吸收等IMD(intermetal dielectric)的特性已 經是一項很重要的研究課題, 習知技藝 為了降低介電質的介電常數,通常aPECVD方法先長出一 層含F之FXSi〇y薄膜,以降低介電常數,最後再形 薄的S! 〇2層,以增加抗水性和可靠度。美國專利 曰 572863 1 ' 56 6 0 9 2 0由於積體電路的密度越來古 來越小,因此如何降低介電質的介電常數以二而面積越 是未來技術研究的方向,而目前研究的方向就少時間延遲 加入介電質中。要得到低介電常數的介電質〃,是如何將F 低溫下形成介電質’但是低溫下所形成之介電,常必須在 性和可靠度卻較差’如何形成低介電常數同時貝’其抗水 之抗水性和可靠度是目前最重要的問題。、又具備良好 發明要點 本發明「利用ECR-CVD系統成長具低介带 1電常數之介The industrial application of this process is to use SiH4 / 〇2 / CF4 in the ECR-CVD system to grow low dielectric constant (dielectric constant = 3. 17) dielectrics for high-speed electronics. Component manufacturing process. BACKGROUND OF THE INVENTION At present, how to maintain the characteristics of IMD (intermetal dielectric) such as low mechanical stress, high thermal stability, and low water vapor absorption has been an important research topic. Known techniques are used to reduce the dielectric properties of dielectrics. Constant, usually aPECVD method first grows a layer of F-containing FXSi〇y film to reduce the dielectric constant, and then a thin S! 〇2 layer to increase water resistance and reliability. U.S. Patent No. 572863 1 '56 6 0 9 2 0 Because the density of integrated circuits is getting smaller and smaller in ancient times, how to reduce the dielectric constant of the dielectric is two and the area is the direction of future technology research. Direction is added to the dielectric with little time delay. To obtain a low-k dielectric material, how do you form a dielectric at low temperature? However, the dielectric formed at low temperature often has poor performance and reliability. How to form a low-k dielectric at the same time? 'The water resistance and reliability are the most important issues at present. With good invention points, the present invention "Using the ECR-CVD system to grow a medium with a low dielectric constant and a dielectric constant.
457556 五、發明說明(2) 電質製法」,說明形成具有低介電常數同時具有良好之抗 水性和可靠度之介電質方法。在ECR-CVD系統中, power= 300W,壓力為3 mtorr 下通入SiH4/02/CF4 = 8/85/10 seem ’在2 00 °C下,長出厚度為240nm之介電質,後在室 溫下堆疊上一層厚度為4〇nm 2ECR-Si02(SiH4/〇2 = 2/85sccm, 3 0 0 W, 3mtorr)薄膜。氣體可選用 SiH4, 02 及 CF4,氣體流量及功率分別為siH4/02/CF4 = 8/85/10 seem、 power- 3 0 0W,成長壓力為3mtorr,沉積之溫度為20 0 °C。 或使用為SiH4, 〇2氣體,ECR-Si 02所用氣體流量及功率分別 為SiH4/0严2/85 seem,、300W,成長溫度為室溫。 圖式說明 圖一顯示具有低介電常數同時具有良好之抗水性 和可靠度之介電質的製造 方法 (a) power = 3 00w,壓力3 mtoor,氣體流量SiH4/02/ CF4 =8/85/10 seem ,溫度為2 00 °C (b) SiH4/02/ CF4 = 2/85 seem,RF p〇wer = 3 0 0w,壓力3 mtoor 圖二顯示在不同溫度所成長出來的介電質對熱穩457556 V. Description of the invention (2) Electricity production method "explains the method of forming a dielectric with low dielectric constant and good water resistance and reliability. In the ECR-CVD system, power = 300W, pressure SiH4 / 02 / CF4 = 8/85/10 seem at 3 mtorr, seem to grow a dielectric with a thickness of 240nm at 200 ° C, and then A film with a thickness of 40 nm 2ECR-Si02 (SiH4 / 〇2 = 2 / 85sccm, 300 W, 3mtorr) was stacked at room temperature. The gas can be SiH4, 02 and CF4. The gas flow rate and power are siH4 / 02 / CF4 = 8/85/10 seem, power- 3 0 0W, growth pressure is 3mtorr, and deposition temperature is 20 ° C. Or use SiH4, 〇2 gas, ECR-Si 02 gas flow and power are SiH4 / 0 strict 2/85 seem, 300W, the growth temperature is room temperature. Description of the drawings Figure 1 shows a manufacturing method of a dielectric having a low dielectric constant and good water resistance and reliability (a) power = 3 00w, pressure 3 mtoor, gas flow rate SiH4 / 02 / CF4 = 8/85 / 10 seem, temperature is 2 00 ° C (b) SiH4 / 02 / CF4 = 2/85 seem, RF p〇wer = 3 0 0w, pressure 3 mtoor Figure 2 shows the dielectric pair grown at different temperatures Thermal stability
A:\8v033. ptd 第6頁 457556 五、發明說明(3) 定度的關係圖D 1. 2 5 °C 2. lOOt 3· 2 0 0 °C 4. 30 0 °C 圖三顯示不同製程之介電質對水氣吸收的關係 圖。 1.25 °C 2 . 1 0 0 °C 3. 2 00 °C 4 . 3 0 0 °C 5. (ECR-oxide) 6. 沉積ECR-〇xide/FxSi〇y/ Ε0Κ-〇χί(Κ 40/240/ 40ηιη) 圖四顯示應力對時間的關係圖。 1.25 °C 2 . 1 0 0 °C 3. 200 °C 4 . 3 0 0 °C 5. (ECR-oxide) 6.沉積ECR-〇xide/FxSiOy/ ECR-〇xide(40/240/40nm) 圖號說明 10…..基板 20…..介電質 30….薄膜 發明之詳細說明 本發明「利用ECR- CVD系統成長具低介電常數之介電質製 法」,說明形成具有低介電常數同時具有良好之抗水性和 可靠度之介電質方法。在ECR-CVD系統中,P〇wer = 300W,壓 力為1-10 mtorr,而最適宜為3 mtorr下通入SiH4/ 02 /CF4 = 8/ 85/10 seem,在其中所用沉積之溫度為100-300 °C。而最適宜溫度2 0 0 °C,長出厚度為240nm之介電質, 最後在室溫下堆疊上一層厚度為40nm之ECR- Si02 (SiH4A: \ 8v033. Ptd Page 6 457556 V. Description of the invention (3) The relationship diagram of the scale D 1. 2 5 ° C 2. lOOt 3. 2 0 0 ° C 4. 30 0 ° C Figure 3 shows different processes The relationship between the dielectric substance and water vapor absorption. 1.25 ° C 2. 1 0 0 ° C 3. 2 00 ° C 4. 3 0 0 ° C 5. (ECR-oxide) 6. Deposition ECR-〇xide / FxSi〇y / Ε0Κ-〇χί (Κ 40 / 240 / 40ηιη) Figure 4 shows the relationship between stress and time. 1.25 ° C 2. 1 0 0 ° C 3. 200 ° C 4. 3 0 0 ° C 5. (ECR-oxide) 6. Deposition ECR-〇xide / FxSiOy / ECR-〇xide (40/240 / 40nm) Figure No. 10… .. Substrate 20… .. Dielectric 30 .... Detailed description of the thin film invention The present invention “Using the ECR-CVD system to grow a dielectric with a low dielectric constant” is used to describe the formation of a low dielectric Constant dielectric method with good water resistance and reliability. In the ECR-CVD system, Power = 300W, pressure is 1-10 mtorr, and SiH4 / 02 / CF4 = 8 / 85/10 seem to be most suitable at 3 mtorr, and the deposition temperature used is 100 -300 ° C. The optimum temperature is 200 ° C, and a dielectric with a thickness of 240 nm is grown. Finally, a layer of ECR-Si02 (SiH4 with a thickness of 40 nm is stacked at room temperature).
A:\8v033. ptd 第7頁 457556 五、發明說明(4) /02 = 2/ 85 seem, 3 0 0W, 3mtorr)薄膜。氣體可選用 02及CF4,氣體流量及功率分別為SiH4/02/CF4 = 8/85/H4’ seem、p〇wer = 300W,成長壓力為3mtorr,沉積之溫度為 200 °C。或使用為Sit,〇2氣體,ECR-Si〇2所用氣體流量及 功率分別為Si H〆〇2 = 2/85 seem, 、300W,成長溫度為室 溫。 在 常 通 和 性 水 數 常 電 介 低 有 具 質 電 介 之 成 形 所 下 溫 U靠 ,¾ 可 差 較 對 相 卻 度 介 之 成 形 所 下 溫 高 在 抗 是 但 卻靠 度可 靠和 可性 和水 性抗 水的 抗好 但良 ,和 高數 。 較常題 數電問 常介的 電低決 介備解 其兼要 ,何所 反如法 相此方 好因本 卻好將 質較 , 電比度 剛 是 本發明之製造方法包括下列各步驟:首先利用Sih4/〇 /CF,氣體在基板上’在溫度20〇 t下成長出FxSi〇y4薄丄 最後在室溫下堆疊出一層ECR-Si 02薄膜。如圖一 (a ) 示’利用ECR-CVD系統’在基板l〇上成長出一層厚度為2 ⑽之FxSiOy薄膜的介電質20,其recipe為:ρ〇ΜΓ^〇〇/ 壓力 3 mtorr,氣體流量 SiH4/〇2/CF4 = 8/85/1〇 sccm,溫 為2 00 °C。如圖一(b )所示,最後在室溫下堆疊出一層 度為 40㈣之 ECR-Si〇2 薄膜 30,其 recipe 為:SiH/〇=2/8 sccm,RF* power = 3〇〇w,壓力 3mt〇rr。 42 經由本發明,將可以製造出形成具有低介電常數同時肩A: \ 8v033. Ptd page 7 457556 V. Description of the invention (4) / 02 = 2/85 seem, 3 0 0W, 3mtorr) film. The gas can be 02 and CF4. The gas flow and power are respectively SiH4 / 02 / CF4 = 8/85 / H4 ’seem, power = 300W, the growth pressure is 3mtorr, and the deposition temperature is 200 ° C. Or use Sit, 〇2 gas, ECR-Si〇2 gas flow rate and power are Si H〆〇2 = 2/85 seem, 300W, the growth temperature is room temperature. The temperature U is lower in the molding chamber where the constant dielectric constant and the dielectric constant are low and the dielectric material is low. ¾ It is worse than the molding temperature of the opposite dielectric molding, which is higher, but it is reliable and reliable. And water resistance is good but good, and high numbers. The more commonly asked questions are the basic explanations of the low-decision medium of the electric medium. What is the opposite, the reason is good, but the quality is better. The electrical ratio is just the manufacturing method of the present invention, which includes the following steps: Firstly, using Sih4 / 〇 / CF, a thin film of FxSi〇y4 was grown on the substrate at a temperature of 200 ° F. Finally, a layer of ECR-Si 02 film was stacked at room temperature. As shown in FIG. 1 (a), a dielectric 20 having a thickness of 2 厚度 FxSiOy thin film is grown on the substrate 10 by using the ECR-CVD system, and the recipe is: ρ〇ΜΓ ^ 〇〇 / pressure 3 mtorr, The gas flow rate is SiH4 / 〇2 / CF4 = 8/85/10 Sccm, and the temperature is 2 00 ° C. As shown in Fig. 1 (b), a layer of ECR-Si〇2 film 30 having a thickness of 40 堆叠 is finally stacked at room temperature, and its recipe is: SiH / 〇 = 2/8 sccm, RF * power = 300. , Pressure 3mt〇rr. 42 Through the present invention, it can be manufactured to form a shoulder with a low dielectric constant at the same time.
第8頁 457556Page 457 556
有良好之抗水性和可靠度之介電質。本方法中,FxSi〇 膜在ECR-CVD系統中利用Sit, 〇2和CF4來成長。相對於^它 報告用SiF4 4Fsi ( °C2H5)3,F的加入為直接來自於非揮、發匕 性的si 1 icon fluoride。本方法中之CF4則是一種非直 來源’由於和fluort:arb〇n pi asma蝕刻氧化層的機制非 常類似’因此F在FxSiOy中的含量和穩定度與成長溫度有 很大的相關性。 ^ & 本製程利用在ECR-CVD系統中通入SiH4/〇2/Cl?4在低溫 下來成長低介電常數(介電常數=317)的介電質,由於7 低電常數的介電質可以有效的降低寄生電容之RC , 因此可以應用在高速電子元件的製程。本發明之新穎性在 於利用使用S1H4,〇2,CF4氣體所長出來的FxSi〇y薄膜中, F的含置和穩定度和成長的溫度有很強的相關性,因此可 在低溫長出低介電常數的介電質。 由於ECR-CVD系統中通入SlH4 ’ 〇2,W氣體,所成長出來 之介電質品質之穩定性和成長的溫度有很強的相關性,因 此可在低溫下長出低介電常數的介電質。 以下,就圖示說明本發明之製造方法的實例。 圖二顯示在不同溫度所成長出來的介電質對熱穩定度的 關係圖,曲線1沉積溫度25 t,曲線2沉積溫度1〇〇 t, 曲線3沉積溫度2GQ °C ’曲線4沉積溫㈣0 t。對於所有 的薄膜而S,經過半小時4〇〇 t的退火處理後’Dielectric with good water resistance and reliability. In this method, the FxSi0 film is grown using Sit, O2, and CF4 in an ECR-CVD system. Compared with ^ It is reported to use SiF4 4Fsi (° C2H5) 3, the addition of F comes directly from the non-volatile and flammable si 1 icon fluoride. CF4 in this method is a non-straight source. ‘Since it is very similar to the mechanism of etching oxide layer with fluort: arbon pi asma’, the content and stability of F in FxSiOy have a great correlation with the growth temperature. ^ & This process utilizes SiH4 / 〇2 / Cl? 4 to pass through the ECR-CVD system to grow a low dielectric constant (dielectric constant = 317) dielectric at low temperature. Because of the low dielectric constant of 7 Quality can effectively reduce the RC of parasitic capacitance, so it can be applied to the process of high-speed electronic components. The novelty of the present invention lies in the use of FxSi0y films grown from S1H4, 02, and CF4 gas. The content and stability of F have a strong correlation with the growth temperature, so low-temperature growth can be achieved at low temperatures. Dielectric constant Since SlH4 '〇2, W gas is passed into the ECR-CVD system, the stability of the dielectric quality and the growth temperature have a strong correlation, so low dielectric constant can be grown at low temperatures. Dielectric. Hereinafter, an example of the manufacturing method of the present invention is illustrated. Figure 2 shows the relationship between the dielectric stability and the thermal stability grown at different temperatures, curve 1 deposition temperature 25 t, curve 2 deposition temperature 100 t, curve 3 deposition temperature 2GQ ° C 'curve 4 deposition temperature ㈣0 t. For all films, S, after annealing for 400 hours in half an hour ’
StF/Si-O尖端強度的比例並不會退化。然而,在溫度達The StF / Si-O tip strength ratio does not degrade. However, at temperatures up to
457556 五、發明說明(6) 到50 0 °C之後,薄膜1的比例開始退化;另一方面,薄勝2 則可以忍受5 0 0 t的高溫,並且在溫度達到6 0 0 °C時, 有微小的退化;薄膜3則可以忍受6 0 0 °C以上的高溫;薄 膜4則可以忍受7 0 0 °C以上的高溫。因此,利用本發明方 法(成長溫度2 0 0 °C )所成長之介電質可以忍受6 0 0 以 上。熱穩定性和沉積溫度有很大關係。 圖一顯不不同製程之介電質對水氣吸收的關係圖。曲線 1沉積溫度2 5 °c,曲線2沉積溫度1 0 0 °C,曲線3沉積溫度 20 0 °C,曲線4沉積溫度3 0 0 °C,曲線5為ECR-oxide,曲 線6 在溫度25 °C 下沉積ECR-oxide/FxSiOy/ ECR-oxide(40/240/40nm)。由曲線六可知,在所成長出來 的介電質上再堆疊出一層ECR-Si 02薄膜可以有效阻止水氣 的吸收。 圖四顯示利用ECR-Si02薄膜可以降低介電質所產生的應 力,曲線1沉積溫度25 °C,曲線2沉積溫度100 °C,曲線3 沉積溫度200 °C,曲線4沉積溫度3 0 0 t,曲線5為 ECR-oxide ’如曲線6所示在溫度25 °C下沉積 ECR-oxide/FxSiOy/ ECR-〇xide(4〇/240/40nm)。 由以上結果可知,利用本發明之方法,我們可以製造出 低介電常數、高度熱穩定性以及好抗水性之介電質。457556 V. Description of the invention (6) After 50 ° C, the proportion of film 1 begins to degrade; on the other hand, Bo Sheng 2 can tolerate a high temperature of 500 t, and when the temperature reaches 600 ° C, There is slight degradation; Film 3 can endure high temperatures above 600 ° C; Film 4 can endure high temperatures above 700 ° C. Therefore, dielectrics grown by the method (growth temperature 200 ° C) of the present invention can withstand more than 600. Thermal stability is strongly related to deposition temperature. Figure 1 shows the relationship between the dielectric properties of different processes for water vapor absorption. Curve 1 deposition temperature 2 5 ° C, curve 2 deposition temperature 1 0 0 ° C, curve 3 deposition temperature 20 0 ° C, curve 4 deposition temperature 30 0 ° C, curve 5 is ECR-oxide, curve 6 at temperature 25 ECR-oxide / FxSiOy / ECR-oxide (40/240 / 40nm) was deposited at ° C. From curve six, it can be known that stacking another layer of ECR-Si 02 film on the grown dielectric can effectively prevent moisture absorption. Figure 4 shows that using ECR-Si02 film can reduce the stress generated by the dielectric. Curve 1 deposition temperature 25 ° C, curve 2 deposition temperature 100 ° C, curve 3 deposition temperature 200 ° C, curve 4 deposition temperature 3 0 0 t Curve 5 is ECR-oxide 'As shown in curve 6, ECR-oxide / FxSiOy / ECR-OXide (40/240 / 40nm) was deposited at a temperature of 25 ° C. From the above results, it can be known that by using the method of the present invention, we can manufacture a dielectric with low dielectric constant, high thermal stability, and good water resistance.
A:\8v033. ptd 第10頁 45755 6A: \ 8v033. Ptd Page 10 45755 6
五、發明說明¢7) 本方法重點在於利用ECR-CVD系統成長具低介電常數 之介電質製法,其步驟係在ECR-CVD系統中利用SiH4,02, CF4氣體所長出來的FxSiOy薄膜中,F的含量和穩定度和成 長的溫度有很強的相關性,因此可在低溫長出低介電常數 之介電質DV. Description of the invention ¢ 7) This method focuses on using the ECR-CVD system to grow a dielectric with a low dielectric constant. The steps are in the FxSiOy thin film grown from SiH4, 02, CF4 gas in the ECR-CVD system. , The content of F and the stability have a strong correlation with the growth temperature, so it can grow a low dielectric constant D
A:\8v033. ptd 第11頁A: \ 8v033. Ptd Page 11
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88104630A TW457556B (en) | 1999-03-22 | 1999-03-22 | By the use of ECR-CVD system to deposite a dielectric with low dielectric constant |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88104630A TW457556B (en) | 1999-03-22 | 1999-03-22 | By the use of ECR-CVD system to deposite a dielectric with low dielectric constant |
Publications (1)
Publication Number | Publication Date |
---|---|
TW457556B true TW457556B (en) | 2001-10-01 |
Family
ID=21640059
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW88104630A TW457556B (en) | 1999-03-22 | 1999-03-22 | By the use of ECR-CVD system to deposite a dielectric with low dielectric constant |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW457556B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI384560B (en) * | 2006-11-06 | 2013-02-01 | Hynix Semiconductor Inc | Method for fabricating semiconductor device with recess gate |
-
1999
- 1999-03-22 TW TW88104630A patent/TW457556B/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI384560B (en) * | 2006-11-06 | 2013-02-01 | Hynix Semiconductor Inc | Method for fabricating semiconductor device with recess gate |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5184357B2 (en) | Method for producing vanadium oxide thin film | |
TWI439565B (en) | Dielectric barrier deposition using oxygen containing precursor | |
US20040023502A1 (en) | Undoped and fluorinated amorphous carbon film as pattern mask for metal etch | |
TWI482219B (en) | Dielectric barrier deposition using nitrogen containing precursor | |
EP3184665B1 (en) | Method of improving adhesion | |
TW201140795A (en) | Interlayer insulation film and wiring structure, and method of producing the same | |
Yang et al. | Dry Etching of Al 2 O 3 Thin Films in O 2/BCl 3/Ar Inductively Coupled Plasma | |
JP2006278580A (en) | Semiconductor device and its manufacturing method, capacitor and its manufacturing method, mis-type semiconductor device and its manufacturing method | |
JPH10335322A (en) | Method of forming insulation film | |
KR100703833B1 (en) | Method for fabricating capacitor with double dielectric layer | |
JP5015534B2 (en) | Insulating film formation method | |
DeCrosta et al. | Characterization of high oxygen: tetraethylorthosilicate ratio plasma‐enhanced chemical vapor deposited films | |
US6319765B1 (en) | Method for fabricating a memory device with a high dielectric capacitor | |
US7439179B2 (en) | Healing detrimental bonds in deposited materials | |
TW457556B (en) | By the use of ECR-CVD system to deposite a dielectric with low dielectric constant | |
CN1172362C (en) | Method for producing capacitor for semi-conductor device | |
KR101818610B1 (en) | Metal carbon oxide film comprising carbon, oxygen, and metal and fabrication method thereof | |
US10381433B2 (en) | Leakage current reduction in stacked metal-insulator-metal capacitors | |
TW517271B (en) | Method of manufacturing semiconductor device | |
CN112760615A (en) | Silicon dioxide film and low-temperature preparation method thereof | |
KR101261548B1 (en) | A forming method for carbon thin film and a making method for semiconductor memory device | |
US20020022277A1 (en) | Ferroelectric memory having dielectric layer of siof and method for fabricating the dielectric layer | |
JPWO2004086484A1 (en) | Semiconductor device and manufacturing method thereof | |
US8748260B2 (en) | Method for manufacturing nano-crystalline silicon material for semiconductor integrated circuits | |
JP2008078512A (en) | Method of producing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |