TW444519B - Method for reducing plasma damage - Google Patents

Method for reducing plasma damage Download PDF

Info

Publication number
TW444519B
TW444519B TW88118274A TW88118274A TW444519B TW 444519 B TW444519 B TW 444519B TW 88118274 A TW88118274 A TW 88118274A TW 88118274 A TW88118274 A TW 88118274A TW 444519 B TW444519 B TW 444519B
Authority
TW
Taiwan
Prior art keywords
metal
etching
semiconductor structure
plasma
inductively coupled
Prior art date
Application number
TW88118274A
Other languages
Chinese (zh)
Inventor
Jiun-Shiung Liau
Yuan-Sheng Jiang
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW88118274A priority Critical patent/TW444519B/en
Application granted granted Critical
Publication of TW444519B publication Critical patent/TW444519B/en

Links

Abstract

A method for reducing a plasma damage caused by a metal etching machine comprises providing an inductively coupled plasma reactor, which at least comprises a top power; mounting a substrate having a semiconductor structure in the inductively coupled plasma reactor, the semiconductor structure at least comprising a metal layer and a photoresist layer; performing a major etching step to remove most of the metal layer that is not protected by the photoresist layer; turning off the top power of the inductively coupled plasma reactor; performing an over etching step to remove the metal layer remained from the major etching step, thereby avoiding the existence of a large difference in electric potential damaging the semiconductor structure to reach a conduction equilibrium.

Description

4445 1 9 五、發明說明(1) ------ 5 - 1發明領域: 本發明的主要目的是針對調整電感耦合式電漿蝕刻機 (ICP)的程式設計(recipe)。本發明是利用電感耦合式電 聚蝕刻機UCP)在進行過度蝕刻步驟(〇ve卜Etch step)時 ,將其上感應供應器(Top p〇wer)關閉,藉此可以避免在 過度蝕刻步驟產生不穩定電漿,進而降低電漿損壞的發生 〇 5-2發明背景: 當元件愈做愈小(〈〇_25/ζηι),而晶圓尺寸愈做愈大 (&gt; 8吋),敍刻選擇率與均勻度就變得很重要。傳統活性離 子反應器(RIE)的操作壓力高,將不再適用,取而代之的 是高電漿密度的電漿系統,此類電漿系統不但能在極低壓 下產生高密度電漿,並且能分別控制電漿密度與離子能量 ’以減少離子為擊損壞,在大尺寸晶圓上亦能保持良好的 均勻性,提高生產良率。但是’在半導體元件製程中,高 頻率的電漿钮刻過程,常伴隨著多餘離子的產生,這些現 象將會對元件造成傷害。 在M0S的原理中,我們邛以清楚的暸解到閘氧化層電 性的品質,對M0S元件的影響是十分鉅大的,當有電荷存 在於S i - S i 02的界面附近時,自然會吸引一相反電性的電4445 1 9 V. Description of the invention (1) ------ 5-1 Field of invention: The main purpose of the present invention is to adjust the recipe of the inductively coupled plasma etching machine (ICP). In the present invention, the inductive coupling type electro-polymer etching machine (UCP) is used to shut off the induction supply (Top power) during the over-etching step (oveve step), thereby avoiding the occurrence of the over-etching step. Unstable plasma, thereby reducing the occurrence of plasma damage. 05-2 Background of the Invention: As components become smaller and smaller (<〇_25 / ζηι), and wafer sizes become larger and larger (&gt; 8 inches), Syria The selectivity and uniformity of the pattern become very important. Traditional active ion reactors (RIE) have high operating pressures and will no longer be applicable. They are replaced by high plasma density plasma systems. Such plasma systems can not only generate high density plasmas at extremely low pressures, but also Control plasma density and ion energy 'to reduce ion damage. It can also maintain good uniformity on large-size wafers and improve production yield. However, in the process of semiconductor device manufacturing, the high-frequency plasma button engraving process is often accompanied by the generation of excess ions, which will cause damage to the device. In the principle of M0S, we clearly understand that the electrical quality of the gate oxide layer has a huge impact on the M0S element. When a charge exists near the interface of Si-Si 02, it will naturally attract Opposite electricity

4445 1 94445 1 9

荷出現在矽底材這一邊,故會影響到M〇s的理想特性。這 些電荷改變M0S元件開(ON)及關(0FF)的啟二電壓vt ( Threshold Voltage),並降低M0S 的崩潰電壓(Breakd〇wn Voltage),以及降低產品的可靠度(ReiiabiUty)。 產生在氧化層的電荷主要有:1.界面陷入電荷(The charge appears on the side of the silicon substrate, so it will affect the ideal characteristics of Mos. These charges change the turn-on voltage vt (Threshold Voltage) of the ON and OFF (0FF) of the M0S element, reduce the Break voltage of the M0S, and reduce the reliability of the product (ReiiabiUty). The charges generated in the oxide layer are mainly: 1. The interface is trapped in the charge (

Interface Trapped Charge) ;2_ 固定性氧化層電荷(Interface Trapped Charge); 2_ Fixed oxide charge (

Fixed Oxide Charge ) ; 3_移動性離子電荷;/氧化層陷 入電荷(Oxide Trapped Charge)。其中上述之氧化層^入 電荷是沒有特定的分佈位置,主要是因為晶片製造過程中 的其他製程’如離子植入、電漿蝕刻以及物理氣相沈積所 引起的電子及電洞。 電漿所導致的損壞正被熱烈地研究著,就是所謂的電 漿電荷損耗(Plasma Charging Damages),或稱之天線效(Fixed Oxide Charge); 3_ Mobile ionic charge; / Oxide Trapped Charge. Among them, the above-mentioned oxide layer charge has no specific distribution position, mainly due to other processes in the wafer manufacturing process, such as ion implantation, plasma etching, and electrons and holes caused by physical vapor deposition. The damage caused by plasma is being studied enthusiastically, which is called Plasma Charging Damages, or antenna effect

WW

應(Antenna Effect)。導體與閘極氧化層之間的面積比或 邊長比為之為天線比(Antenna Ratio),一般而士,天線 比愈大,所造成的損傷更嚴重,這是因為天線比^大則 ,體所收集到的電荷愈多,相對的施在閘極氧化層上的電 ,也愈大。另外,過度蝕刻的時間愈長,損害也愈嚴重, 这是因為電流貫穿閘極氧化層的時間較長產生更多的缺 陷。天線效應依製程上的不同,可區分為兩種,一是面積 效應,如光阻灰化。當光阻去除時’整個導 電衆中,t荷是由導體表面收集,因此導體面積愈大氧JShould (Antenna Effect). The area ratio or side length ratio between the conductor and the gate oxide layer is the Antenna Ratio. Generally speaking, the larger the antenna ratio, the more serious the damage. This is because the antenna ratio is larger. The more charge the body collects, the more electricity is applied to the gate oxide layer. In addition, the longer the time of over-etching, the more serious the damage is, because the longer the time that the current passes through the gate oxide layer, the more defects are generated. The antenna effect can be divided into two types according to different processes. One is area effect, such as photoresist ashing. When the photoresist is removed ’, the t-charge is collected by the surface of the conductor, so the larger the conductor area is

第5頁 4445 1 9 五、發明說明(3) 收集到的電荷愈多,謂之為面積效應。另一則是邊長效應 ’例如多經矽與鋁的蝕刻,此時導體表面為光阻所覆蓋, 而不受電荷累積所影響’然而當蝕刻接近終點時,部份的 導體因為太薄導致電阻值太高’過量的電荷將經由閘極氧 化層傳入石夕底材中。另外,電荷也可能經由導體的侧壁累 積在閘極氧化層上。這些損壞隨著導體邊長愈長,損壞也 愈嚴重,因而謂之為邊長效應。 另外’在積體電路發展上,閘極氧化層有越來越薄的 趨勢,對於電漿損壞(Plasma Damage)也就越來越敏銳(Page 5 4445 1 9 V. Description of the invention (3) The more charge collected, it is called area effect. The other is the side length effect, such as silicon and aluminum etching. At this time, the surface of the conductor is covered by photoresist and is not affected by the accumulation of charge. However, when the etching is near the end, some conductors are too thin and cause resistance. If the value is too high, excess charge will be transferred to the Shixi substrate through the gate oxide layer. In addition, charge may accumulate on the gate oxide through the side walls of the conductor. These damages become more serious as the length of the conductor side becomes longer, which is called side effect. In addition, in the development of integrated circuits, the gate oxide layer is becoming thinner and thinner, and it is more and more sensitive to Plasma Damage (

Sensitive),製程中常常被的金屬蝕刻機(Metal Etcher) 便疋電衆損壞的主要來源之一 ’目前的金屬姓刻機(metal etcher )主要可分為:(1 )磁場強化活性離子蝕刻機( Magnetic-Enhanced Reactive I on Etcher,簡稱MERIE) (2)電子迴旋共振是電漿蝕刻機(Electron CyclotronSensitive), one of the main sources of electrical damage caused by metal etchers (Metal Etcher) in the process. The current metal etcher can be divided into: (1) magnetic field enhanced active ion etchers (Magnetic-Enhanced Reactive I on Etcher, MERIE for short) (2) Electron cyclotron resonance is a plasma etching machine (Electron Cyclotron

Resonsnce Plasma Etchers,簡稱ECR) (3)電感耦合式電 漿蝕刻機(Inductively Coupled Plasma Reactor,簡稱 I CP )等系統。在磁場強化活性離子蝕刻機(jjer IE)系統中 ,一般上是利用將磁場關閉(Turn Off)的方式來避免電漿 損壞的發生。另外’在採用電感耦合式電漿蝕刻機(ICP) 的方式中,藉由升高蝕刻壓力或是降低蝕刻時的電源,來 減低電漿損壞的情形。 電漿中由於局部電荷不均勻,造成電荷累積在面積很Resonsnce Plasma Etchers (ECR) (3) Inductively Coupled Plasma Reactor (ICP) and other systems. In the field-enhanced active ion etching machine (jjer IE) system, the magnetic field is generally turned off to avoid the occurrence of plasma damage. In addition, in the method of using an inductively coupled plasma etching machine (ICP), plasma damage can be reduced by increasing the etching pressure or reducing the power supply during etching. Due to the uneven local charge in the plasma, the charge is accumulated in a very large area.

4445 1 9 五、發明說明(4) 大或邊長很長的導體上(如多晶矽、鋁合金),這些電荷將 在报薄的閘極氧化層上產生電場。當電荷收集夠多,跨在 問極氧化層上的電場將導致電流貫穿閘極氧化層,造成損 壞。而且此損壞通常發生在過度蝕刻時,因為蝕刻完成前 」導體仍為連續,局部不均勻的電荷將互相中和,最後仍 能維持電中性。蝕刻完成後,導體不再相連,過度蝕刻時 不均勻的電荷將繼續累積,最後對閘極氧化層造成損壞。 因此,需要研究出更好的設計方法,更進一步地減少電漿 損壞的情形。 5-3發明目的及概述: 鑒於上述之發明背景中,傳統採用金屬蝕刻機製程中 仍產生的諸多缺點,有待進一步的加以改良,本發明的主 要目的乃針對改變電感耦合式電漿蝕刻機(ICP)的程式設 計(Recipe)。通常金屬餘刻機(Metal Etcher)程式設 計包括主要蚀刻步稀(Main-Etch step)與過度姓刻步驟 (Over-Etch step)兩部份,本發明是利用電感耦合式電漿 蝕刻機(ICP)在進行過度蝕刻步驟(Over-Etch step)時, 將其上感應供應器(Top power)關閉,藉此可以避免在過 度蝕刻步驟產生不穩定電漿,進而降低電漿損壞的發生。 根據以上所述之目的,本發明提供了一種降低金屬蝕 刻機所導致之電漿損壞的方法。首先,提供電感耦合式電4445 1 9 V. Description of the invention (4) On a large or long conductor (such as polycrystalline silicon, aluminum alloy), these charges will generate an electric field on the thin gate oxide layer. When enough charge is collected, the electric field across the interrogated oxide layer will cause a current to pass through the gate oxide layer, causing damage. Moreover, this damage usually occurs during over-etching, because the conductors are still continuous before the etching is completed, and the locally uneven charges will neutralize each other, and finally they can maintain electrical neutrality. After the etching is completed, the conductors are no longer connected, and uneven charges will continue to accumulate during over-etching, eventually causing damage to the gate oxide layer. Therefore, better design methods need to be developed to further reduce the damage of plasma. 5-3 Purpose and Summary of the Invention: In view of the above-mentioned background of the invention, many disadvantages that still occur during the traditional use of metal etching mechanisms need to be further improved. The main purpose of the present invention is to change the inductively coupled plasma etching machine ( ICP) programming. Generally, the metal Etcher programming includes two parts: a main etching step and an over-Etch step. The present invention uses an inductively coupled plasma etching machine (ICP). ) When the Over-Etch step is performed, the top power is turned off, thereby avoiding the generation of unstable plasma in the over-etch step, thereby reducing the occurrence of plasma damage. According to the above object, the present invention provides a method for reducing plasma damage caused by a metal etching machine. First, provide inductive coupling

4445 1 9 五 '發明說明(5) 漿蝕刻機器(ICP),此電感耦合式電漿蝕刻機器中至少 具有上感應供應器。接下來,放置具有半導體結構的底材 於此電感耦合式電漿蝕刻機器内,此半導體結構至少包括 金屬層以及光阻層,然後進行主要蝕刻步驟,藉由主要蝕 光阻層保護的大部分金屬層移除。關閉此電感 電裝蝕刻機器的上感應供應器,緊接著進行過度蝕 ,丄將主要蝕刻步驟所殘存的金屬層移除,以避免晶 ΐ衡有很大的電位差,而破壞了半導體結構進而導通 說明 5 一4圏式簡單 顯易ί讓i發明之上述和其他㈣、特徵、和優點能更明 細說明如ί文特舉一較佳實施例,並配合所附圖式,作詳 笛 β —圖是典型的電感耦合式電漿蝕刻機(Icp)結構阖 結構是在金属㈣製,呈中之過度蝕刻步驟之半導鵃 主要部分之代表符號: 上感應供應器4445 1 9 5 'Explanation of invention (5) Plasma etching machine (ICP), this inductively coupled plasma etching machine has at least an upper induction supplier. Next, a substrate having a semiconductor structure is placed in the inductively coupled plasma etching machine. The semiconductor structure includes at least a metal layer and a photoresist layer, and then a main etching step is performed, and most of the photoresist layer is protected by the main etching. The metal layer is removed. Turn off the upper induction supplier of this inductive electrical etching machine, and then carry out over-etching, and remove the metal layer remaining in the main etching step to avoid a large potential difference in the crystal balance, which will damage the semiconductor structure and turn on. Explanation 5: The 4 formula is simple and easy. Let the above-mentioned and other features, features, and advantages of the invention be more detailed. For example, a preferred embodiment is described in detail. The picture shows a typical inductively coupled plasma etching machine (Icp) structure. The structure is made of metal, and the semi-conductive part of the over-etching step is the representative symbol of the main part: Upper induction supplier

第8頁 4445 1 9 五、發明說明(6) 1 Ob 下感應供應器 12 感應線圈 14 介電層窗 1 6 多極磁鐵 18 電漿 2 0 晶片 22 晶片固定器 100 下感應供應器 102 上感應供應器 104 矽底材 106 閘極氧化層 108 複晶矽層 110 接觸窗 112 内金屬介電層 114 金屬層 116 光阻層 118 損壞電流(dam age current) 120 電荷群 122 累積電荷 5-5發明詳細說明: 在第一圖中詳細地顯示,電感耦合式電漿蝕刻機(ICP )的剖面結構,如圖所示其結構包括,提供上、下感應供Page 8 4445 1 9 V. Description of the invention (6) 1 Ob inductive supply 12 Inductive coil 14 Dielectric window 1 6 Multi-pole magnet 18 Plasma 2 0 Chip 22 Wafer holder 100 Inductive supply 102 Inductive Supplier 104 silicon substrate 106 gate oxide layer 108 polycrystalline silicon layer 110 contact window 112 metal dielectric layer 114 metal layer 116 photoresist layer 118 dam age current 120 charge group 122 accumulated charge 5-5 invention Detailed description: As shown in detail in the first figure, the cross-sectional structure of the inductively coupled plasma etching machine (ICP), as shown in the figure, the structure includes:

4445 1 9 五、發明說明(7) 應器10a、l〇b,其上感應供應器1 Oa連接具有螺旋纏繞的 感應線圈1 2,其下感應供應器1 Ob則連接晶片固定器22, 且在此晶片固定器22是用來置放晶片20之用。在此反應器 上方會有介電層窗14,此介電層窗14則是位在此感應線圈 1 2的下方,其兩側各有一個多極磁鐵1 6存在,藉由此感應 線圈12的作用,會在介電層窗14下方產生電漿18 ^此電漿 1 8產生的位置,距離晶片固定器2 2上的晶片2 0,只有幾個 平均自由路徑,因此可以產生極高密度電漿。 在利用電感耦合式電漿蝕刻機(ICP)來完成金屬蝕刻 製程,將藉由第二圖中所顯示,更加詳細地說明如何藉著 調整此蝕刻機之程式設定,以達成降低電漿損壞之目的。 首先’提供如第一圖所示的電感搞合式電漿钱刻機器,用 來執行金屬蚀刻製程。 接下來,放置具有多重内連線結構的硬底材1Q4於電 感耦合式電漿蝕刻機器内,此矽底材上的多重内連線結構 至少包含,在矽底材104上形成一閘極氧化層106,且在此 閘極氧化層1 0 6已形成複晶矽層1 0 8,利用接觸窗11 〇來連 接下層的複晶矽層108與上層的金屬層114,在複晶矽層 1 0 8與金屬層11 4之間,除了接觸窗11 0之外的部份,則填 滿内金屬介電層11 2,藉由這一個絕緣體來達到隔離之作 用’此外形成光阻層116覆蓋在金屬層114上方,藉以作為 金屬層11 4的圖案蝕刻罩幕》4445 1 9 V. Description of the invention (7) The reactors 10a and 10b, the induction supply 1 Oa on the upper side is connected to the induction coil 12 with a spiral winding, and the lower induction supply 1 Ob is connected to the wafer holder 22, and Here, the wafer holder 22 is used to place the wafer 20. Above the reactor, there will be a dielectric layer window 14, which is located below the induction coil 12, and a multi-pole magnet 16 is present on each side of the reactor. The effect of plasma will be generated below the dielectric layer window 14 ^ The position where this plasma 18 is generated is only a few average free paths from the wafer 20 on the wafer holder 22, so it can produce extremely high density Plasma. When using an inductively coupled plasma etching machine (ICP) to complete the metal etching process, the second picture will be used to explain in more detail how to adjust the program settings of this etching machine to reduce the damage of the plasma. purpose. First of all, an inductively engaged plasma money engraving machine as shown in the first figure is provided for performing a metal etching process. Next, a hard substrate 1Q4 with multiple interconnect structures is placed in an inductively coupled plasma etching machine. The multiple interconnect structures on this silicon substrate include at least a gate oxide formed on the silicon substrate 104. Layer 106, and the gate oxide layer 106 has formed a polycrystalline silicon layer 108, and a contact window 11o is used to connect the lower polycrystalline silicon layer 108 and the upper metal layer 114, and the polycrystalline silicon layer 1 Between 0 8 and the metal layer 11 4, except for the contact window 110, the inner metal dielectric layer 11 2 is filled, and the isolation effect is achieved by this insulator. In addition, a photoresist layer 116 is formed to cover Above the metal layer 114, a mask is etched as a pattern of the metal layer 114. "

第10頁 4445 1 9 五、發明說明(8) 啟動電感耦合式電漿餘刻機器以產生高密度電漿( High Density Plasma) ’利用電漿將蝕刻氣體解離產生帶 電離子、分子、電子以及反應性很強的原子團,形成高能 量電荷群1 2 0,此高能量的電荷群1 2 0可用以達成非等向性 蝕刻金屬之結果。通常,在此電感耦合式電漿蝕刻機器的 金屬蝕刻程式設定,包括主要蝕刻步驟與過度蝕刻步驟兩 部份。首先,進行主要姓刻步驟’藉由主要姓刻步驟將無 光阻層116保護的大部分金屬層114移除,以完成圖案金屬 層114,但是在主要蝕刻步驟中,可能發生入射電子無法 被導掉而引起的電街累積(Charge Up)現象,但在此步驟 中所產生電荷累積(Charge Up)之電荷可藉由相接通的金 屬薄膜導通,有效的平衡電漿所產生的電位差。 接下來’將此電感耦合式電漿蝕刻機器的上感應供應 器100關閉。由於在藉由主要蝕刻步驟以形成的圖案金屬 層114之後’仍然存在有殘留金屬層114未被移除,完全移 除’因此需要進行過度蚀刻步驟,將殘留金屬層114完全 移除’但是通常在過度蝕刻步驟時,因為此圖案金屬層 Π4即將形成’當此圊案金屬層114形成之後,此過度飯刻 步驟中所產生累積電荷122,即無法藉由金屬薄膜導通, 當此晶片上存在有很大的電位差時,會使得電荷穿透接觸 窗110 ’並且通過複晶梦層108 ’進一步的破壞閘極氧化層 106而導通平衡’甚至產生損壞電流(damage current)118Page 10 4445 1 9 V. Description of the invention (8) Start the inductively coupled plasma plasma etching machine to produce high density plasma (High Density Plasma) 'Using plasma to dissociate the etching gas to generate charged ions, molecules, electrons and reactions A very strong atomic group forms a high-energy charge group 1 2 0. This high-energy charge group 1 2 0 can be used to achieve the result of anisotropic etching of metal. Usually, the metal etching program of the inductively coupled plasma etching machine is set up, including two parts: the main etching step and the over-etching step. First, the main name-engraving step is performed to remove most of the metal layer 114 protected by the photoresist-free layer 116 by the main name-engraving step to complete the pattern metal layer 114, but in the main etching step, incident electrons may not be able to be removed. The phenomenon of charge up (Charge Up) caused by conduction, but the charge accumulation (Charge Up) generated in this step can be conducted through the connected metal film, effectively balancing the potential difference generated by the plasma. Next, the upper induction supplier 100 of this inductively coupled plasma etching machine is turned off. Because after the pattern metal layer 114 formed by the main etching step, 'the residual metal layer 114 still exists and has not been removed, it is completely removed', so an over-etching step is required to completely remove the residual metal layer 114 'but usually During the over-etching step, because the patterned metal layer Π4 is about to be formed. “When the metal layer 114 is formed, the accumulated charge 122 generated during this over-engraving step cannot be conducted through the metal thin film. When there is a large potential difference, the charge will penetrate the contact window 110 ′ and pass through the polycrystalline dream layer 108 ′ to further destroy the gate oxide layer 106 to turn on the balance ”or even generate a damage current 118

4445 1 9 五'發明說明(9) 因此,在本發明的一最佳實施例中,藉由在進行過度 蝕刻步驟時,將此電感耦合式電漿蝕刻機器的上感應供應 器1 0 0關閉,以克服累積電荷1 2 2所造成的電漿損壞的問題 上所述僅為本發明之較佳實施例而已,並非用以限定 本發明之申請專利範圍;凡其它未脫離本發明所揭示之精 神下所完成之等效改變或修飾,均應包含在下述之申請專 利範圍内。4445 1 9 Five 'invention description (9) Therefore, in a preferred embodiment of the present invention, the upper induction supplier 1 0 of this inductively coupled plasma etching machine is turned off during the over-etching step. In order to overcome the problem of plasma damage caused by the accumulated charge 1 2 2, the above is only a preferred embodiment of the present invention, and is not intended to limit the scope of the patent application of the present invention; all others do not depart from the disclosure of the present invention Equivalent changes or modifications made under the spirit should be included in the scope of patent application described below.

第12頁Page 12

Claims (1)

\ 4445 1 9\ 4445 1 9 1 一種降低電漿損壞的方法,該方法至少包括: 提供一金屬蚀刻機器,該金屬蝕刻機器中,至少包括 —上感應供應器; 放置具有一半導體結構的一底材於該金屬蝕刻機器内 進行一金屬主要蝕刻步驟; 關閉該金屬触刻機器的該上感應供應器;及 進行一金屬過度钮刻步驟’將該金屬主要蝕刻步驟所殘存 的金屬移除’藉此’可以避免於該過度蝕刻步驟中的不穩 定電毁造成的電位差’破壞了該半導體結構而導通平衡。 2. 如申請專利範圍第1項所述之方法,其中上述之半導體 結構至少包括一金屬層以及一光阻層。 3. 如申請專利範圍、第1項所述之方法,其中上述之金屬蝕 刻機器可以使用電感耦合式電漿蝕刻機器。 4,如申明專利紅圍第1項所述之方法,其中上述之主要飯 刻步驟是將該半導體結構中,無光阻層保護的大部分金屬 層移除。 5. —種降低金屬蝕刻機所導致之電漿損壞的方法,該方法 至少包括: 提供一電感耦合式電漿蝕刻機器,該電感耦合式電漿1 A method for reducing plasma damage, the method at least comprising: providing a metal etching machine, the metal etching machine including at least an upper induction supplier; placing a substrate having a semiconductor structure in the metal etching machine A metal main etching step; closing the upper induction supplier of the metal engraving machine; and performing a metal over-buttoning step 'removing the metal remaining from the metal main etching step', thereby avoiding the over-etching The potential difference 'caused by the unstable electrical destruction in the step destroys the semiconductor structure and turns on the balance. 2. The method according to item 1 of the scope of patent application, wherein the semiconductor structure includes at least a metal layer and a photoresist layer. 3. The method as described in the scope of patent application, item 1, wherein the aforementioned metal etching machine can be an inductively coupled plasma etching machine. 4. The method described in item 1 of the stated red patent of the patent, wherein the above-mentioned main engraving step is to remove most of the metal layer of the semiconductor structure without the photoresist layer protection. 5. A method of reducing plasma damage caused by a metal etching machine, the method at least comprising: providing an inductively coupled plasma etching machine, the inductively coupled plasma 第13頁 4445 1 9 六、申請專利範圍 &quot; ----- 蝕刻機器中,至少具有一上感應供應器; 放置具有一半導體結構的一底材於該電感耦合式電漿 钮刻機器内,S亥半導趙結構至少包括一金屬層以及一光阻 層; 進行一主要蝕刻步驟,藉由該主要蝕刻步驟將無該光 阻層保護的大部分該金屬層移除; 關閉該電感耦合式電漿蝕刻機器的該上感應供應器; A ...... 進行一過度餘刻步驟,將該主要蝕刻步 ^ ^鄉所殘存的該 金屬層移除’藉此’可以避免於該過度蝕刻弗挪土从 „ 少'驟中的不穩 定電漿造成的電位差’破壞了該半導體結構而波.3 τ &amp; 。 J寻通平衡。Page 13 4445 1 9 VI. Application scope &quot; ----- In the etching machine, there is at least one upper induction supplier; a substrate with a semiconductor structure is placed in the inductively coupled plasma button engraving machine The semiconductor semiconductor structure includes at least a metal layer and a photoresist layer; a main etching step is performed, and the majority of the metal layer without the photoresist layer protection is removed by the main etching step; closing the inductive coupling The upper induction supplier of the plasma etching machine; A ...... performs an excessive remaining step to remove the metal layer remaining in the main etching step ^ ^ to thereby avoid the Excessive etching of Ferrocite from the potential difference caused by the unstable plasma in the 'less' step destroys the semiconductor structure and waves. 3 τ &amp; J finds the equilibrium. 第14頁Page 14
TW88118274A 1999-10-22 1999-10-22 Method for reducing plasma damage TW444519B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW88118274A TW444519B (en) 1999-10-22 1999-10-22 Method for reducing plasma damage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW88118274A TW444519B (en) 1999-10-22 1999-10-22 Method for reducing plasma damage

Publications (1)

Publication Number Publication Date
TW444519B true TW444519B (en) 2001-07-01

Family

ID=21642729

Family Applications (1)

Application Number Title Priority Date Filing Date
TW88118274A TW444519B (en) 1999-10-22 1999-10-22 Method for reducing plasma damage

Country Status (1)

Country Link
TW (1) TW444519B (en)

Similar Documents

Publication Publication Date Title
KR101342779B1 (en) Photoresist stripping chamber and methods of etching photoresist on substrates
KR100535961B1 (en) Methods for reducing plasma-induced charging damage
JP2008244479A (en) Method and system for dry-etching metal nitride
WO2004111727A2 (en) Methods of removing photoresist from substrates
JP4451934B2 (en) Method and integrated circuit for etching a conductive layer
JP2003023000A (en) Production method for semiconductor device
US20040129674A1 (en) Method and system to enhance the removal of high-k dielectric materials
TWI488235B (en) Method for patterning a full metal gate structure
JP2008515220A (en) Method and system for forming features in a High-k layer
JP3862035B2 (en) Semiconductor device and manufacturing method thereof
US20080217294A1 (en) Method and system for etching a hafnium containing material
TW444519B (en) Method for reducing plasma damage
JPH07115085A (en) Plasma treatment
TWI584375B (en) Method for increasing oxide etch selectivity
JP4577328B2 (en) Manufacturing method of semiconductor device
KR102208931B1 (en) Etching method
TW201201273A (en) Release accumulative charges by tuning ESC voltages in via-etchers
JPH0922893A (en) Plasma etching device and method of plasma etching
JPH04148534A (en) Dry etching method
KR100520140B1 (en) Method for forming capacitor of semiconductor device
TW321792B (en) Production method of polysilicon stud in integrated circuit
JP2004039825A (en) Manufacturing method of semiconductor integrated circuit
JPH06216237A (en) Manufacture of semiconductor device
JP2002329707A (en) Methods for dry plasma etching and for manufacturing semiconductor device
KR20050010157A (en) Method of forming a gate in a semiconductor device

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees