TW428133B - Pseudo precise I-cache inclusivity for vertical caches - Google Patents
Pseudo precise I-cache inclusivity for vertical cachesInfo
- Publication number
- TW428133B TW428133B TW088102029A TW88102029A TW428133B TW 428133 B TW428133 B TW 428133B TW 088102029 A TW088102029 A TW 088102029A TW 88102029 A TW88102029 A TW 88102029A TW 428133 B TW428133 B TW 428133B
- Authority
- TW
- Taiwan
- Prior art keywords
- coherency
- cache
- substate
- state
- contents
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/024,321 US6345339B1 (en) | 1998-02-17 | 1998-02-17 | Pseudo precise I-cache inclusivity for vertical caches |
Publications (1)
Publication Number | Publication Date |
---|---|
TW428133B true TW428133B (en) | 2001-04-01 |
Family
ID=21819988
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW088102029A TW428133B (en) | 1998-02-17 | 1999-02-10 | Pseudo precise I-cache inclusivity for vertical caches |
Country Status (10)
Country | Link |
---|---|
US (1) | US6345339B1 (zh) |
EP (1) | EP0936552B1 (zh) |
JP (1) | JP3245125B2 (zh) |
KR (1) | KR100320974B1 (zh) |
CN (1) | CN1134735C (zh) |
CA (1) | CA2260285A1 (zh) |
DE (1) | DE69930983T2 (zh) |
MY (1) | MY119935A (zh) |
SG (1) | SG71192A1 (zh) |
TW (1) | TW428133B (zh) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6748490B1 (en) * | 2000-03-29 | 2004-06-08 | Ati International Srl | Method and apparatus for maintaining data coherency in a shared memory system |
US7117316B2 (en) * | 2002-08-05 | 2006-10-03 | Micron Technology, Inc. | Memory hub and access method having internal row caching |
US6996679B2 (en) * | 2003-04-28 | 2006-02-07 | International Business Machines Corporation | Cache allocation mechanism for saving multiple elected unworthy members via substitute victimization and imputed worthiness of multiple substitute victim members |
US6993628B2 (en) * | 2003-04-28 | 2006-01-31 | International Business Machines Corporation | Cache allocation mechanism for saving elected unworthy member via substitute victimization and imputed worthiness of substitute victim member |
US7484044B2 (en) | 2003-09-12 | 2009-01-27 | Intel Corporation | Method and apparatus for joint cache coherency states in multi-interface caches |
US7426612B2 (en) * | 2004-06-30 | 2008-09-16 | Intel Corporation | Methods and apparatus for enforcing instruction-cache coherence |
US20070094450A1 (en) * | 2005-10-26 | 2007-04-26 | International Business Machines Corporation | Multi-level cache architecture having a selective victim cache |
US7836257B2 (en) * | 2007-12-19 | 2010-11-16 | International Business Machines Corpation | System and method for cache line replacement selection in a multiprocessor environment |
US8055847B2 (en) * | 2008-07-07 | 2011-11-08 | International Business Machines Corporation | Efficient processing of data requests with the aid of a region cache |
KR101828756B1 (ko) * | 2012-10-22 | 2018-02-12 | 인텔 코포레이션 | 고성능 인터커넥트 코히어런스 프로토콜 |
US9563562B2 (en) | 2012-11-27 | 2017-02-07 | Nvidia Corporation | Page crossing prefetches |
US9639471B2 (en) | 2012-11-27 | 2017-05-02 | Nvidia Corporation | Prefetching according to attributes of access requests |
US9824009B2 (en) * | 2012-12-21 | 2017-11-21 | Nvidia Corporation | Information coherency maintenance systems and methods |
CN104978283B (zh) * | 2014-04-10 | 2018-06-05 | 华为技术有限公司 | 一种内存访问控制方法,及装置 |
US9852071B2 (en) | 2014-10-20 | 2017-12-26 | International Business Machines Corporation | Granting exclusive cache access using locality cache coherency state |
ES2895266T3 (es) * | 2016-12-12 | 2022-02-18 | Intel Corp | Aparatos y métodos para una arquitectura de procesador |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5553262B1 (en) * | 1988-01-21 | 1999-07-06 | Mitsubishi Electric Corp | Memory apparatus and method capable of setting attribute of information to be cached |
US5023776A (en) * | 1988-02-22 | 1991-06-11 | International Business Machines Corp. | Store queue for a tightly coupled multiple processor configuration with two-level cache buffer storage |
US5317716A (en) * | 1988-08-16 | 1994-05-31 | International Business Machines Corporation | Multiple caches using state information indicating if cache line was previously modified and type of access rights granted to assign access rights to cache line |
US5319766A (en) * | 1992-04-24 | 1994-06-07 | Digital Equipment Corporation | Duplicate tag store for a processor having primary and backup cache memories in a multiprocessor computer system |
CA2148186A1 (en) | 1994-05-04 | 1995-11-05 | Michael T. Jackson | Processor board having a second level writeback cache system and a third level writethrough cache system which stores exclusive state information for use in a multiprocessor computer system |
US5551001A (en) * | 1994-06-29 | 1996-08-27 | Exponential Technology, Inc. | Master-slave cache system for instruction and data cache memories |
JP3132749B2 (ja) * | 1994-12-05 | 2001-02-05 | インターナショナル・ビジネス・マシーンズ・コーポレ−ション | マルチプロセッサ・データ処理システム |
US5809529A (en) * | 1995-08-23 | 1998-09-15 | International Business Machines Corporation | Prefetching of committed instructions from a memory to an instruction cache |
US6374330B1 (en) * | 1997-04-14 | 2002-04-16 | International Business Machines Corporation | Cache-coherency protocol with upstream undefined state |
US5996048A (en) * | 1997-06-20 | 1999-11-30 | Sun Microsystems, Inc. | Inclusion vector architecture for a level two cache |
US6199144B1 (en) * | 1997-12-31 | 2001-03-06 | Intel Corporation | Method and apparatus for transferring data in a computer system |
-
1998
- 1998-02-17 US US09/024,321 patent/US6345339B1/en not_active Expired - Fee Related
-
1999
- 1999-01-15 CN CNB991010981A patent/CN1134735C/zh not_active Expired - Fee Related
- 1999-01-15 MY MYPI99000183A patent/MY119935A/en unknown
- 1999-01-25 CA CA002260285A patent/CA2260285A1/en not_active Abandoned
- 1999-02-09 JP JP03158699A patent/JP3245125B2/ja not_active Expired - Fee Related
- 1999-02-10 TW TW088102029A patent/TW428133B/zh not_active IP Right Cessation
- 1999-02-11 KR KR1019990004876A patent/KR100320974B1/ko not_active IP Right Cessation
- 1999-02-13 SG SG1999000590A patent/SG71192A1/en unknown
- 1999-02-15 DE DE69930983T patent/DE69930983T2/de not_active Expired - Lifetime
- 1999-02-15 EP EP99301051A patent/EP0936552B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US6345339B1 (en) | 2002-02-05 |
DE69930983D1 (de) | 2006-06-01 |
JPH11328024A (ja) | 1999-11-30 |
CN1231443A (zh) | 1999-10-13 |
EP0936552A3 (en) | 1999-09-22 |
EP0936552B1 (en) | 2006-04-26 |
KR100320974B1 (ko) | 2002-01-18 |
MY119935A (en) | 2005-08-30 |
KR19990072592A (ko) | 1999-09-27 |
CN1134735C (zh) | 2004-01-14 |
CA2260285A1 (en) | 1999-08-17 |
SG71192A1 (en) | 2000-03-21 |
EP0936552A2 (en) | 1999-08-18 |
DE69930983T2 (de) | 2006-11-23 |
JP3245125B2 (ja) | 2002-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW428133B (en) | Pseudo precise I-cache inclusivity for vertical caches | |
US6598123B1 (en) | Snoop filter line replacement for reduction of back invalidates in multi-node architectures | |
US7305524B2 (en) | Snoop filter directory mechanism in coherency shared memory system | |
US6282615B1 (en) | Multiprocessor system bus with a data-less castout mechanism | |
US5829038A (en) | Backward inquiry to lower level caches prior to the eviction of a modified line from a higher level cache in a microprocessor hierarchical cache structure | |
US7032074B2 (en) | Method and mechanism to use a cache to translate from a virtual bus to a physical bus | |
US6546462B1 (en) | CLFLUSH micro-architectural implementation method and system | |
US5644752A (en) | Combined store queue for a master-slave cache system | |
US6122715A (en) | Method and system for optimizing write combining performance in a shared buffer structure | |
US5778422A (en) | Data processing system memory controller that selectively caches data associated with write requests | |
EP1182569B8 (en) | TLB lock and unlock operation | |
US8909871B2 (en) | Data processing system and method for reducing cache pollution by write stream memory access patterns | |
US7434007B2 (en) | Management of cache memories in a data processing apparatus | |
EP0936557A2 (en) | Cache coherency protocol for a data processing system including a multilevel memory hierarchy | |
EP0394620A3 (en) | Data processing system with queue mechanism | |
EP1182568A3 (en) | TLB operation based on task-id | |
US20060080511A1 (en) | Enhanced bus transactions for efficient support of a remote cache directory copy | |
JPH06243107A (ja) | 原子的メモリ参照方法及びシステム | |
US10621103B2 (en) | Apparatus and method for handling write operations | |
US6591341B1 (en) | Multilevel cache system and method having a merged tag array to store tags for multiple data arrays | |
KR100322225B1 (ko) | 배회(h) 상태 및 최근(r) 상태를 갖는캐쉬 코히어런시 프로토콜 | |
JPH05257804A (ja) | キャッシュ・メモリ及び主記憶装置を更新する方法と装置及びコンピュータシステム | |
EP2122470B1 (en) | System and method for implementing an enhanced hover state with active prefetches | |
US20060080512A1 (en) | Graphics processor with snoop filter | |
US10628312B2 (en) | Producer/consumer paced data transfer within a data processing system having a cache which implements different cache coherency protocols |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |