TW396680B - Radio receiver - Google Patents

Radio receiver Download PDF

Info

Publication number
TW396680B
TW396680B TW87112441A TW87112441A TW396680B TW 396680 B TW396680 B TW 396680B TW 87112441 A TW87112441 A TW 87112441A TW 87112441 A TW87112441 A TW 87112441A TW 396680 B TW396680 B TW 396680B
Authority
TW
Taiwan
Prior art keywords
frequency
signal
oscillator
circuit
output
Prior art date
Application number
TW87112441A
Other languages
Chinese (zh)
Inventor
Hiroshi Miyagi
Original Assignee
Tif K K
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tif K K filed Critical Tif K K
Application granted granted Critical
Publication of TW396680B publication Critical patent/TW396680B/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04HBROADCAST COMMUNICATION
    • H04H20/00Arrangements for broadcast or for distribution combined with broadcast
    • H04H20/86Arrangements characterised by the broadcast information itself
    • H04H20/88Stereophonic broadcast systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/16Circuits
    • H04B1/1646Circuits adapted for the reception of stereophonic signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stereo-Broadcasting Methods (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

It is the object of the present invention to reduce the number of the outside part and to cut down the costs of the parts in case of when the circuit of the radio receiver is integrally formed on the semiconductor substrate. To receiver the FM broadcasting, a radio receiver 100 includes an antenna 19, a FM tuner section 1, a FM PLL circuit 2, a FM detection circuit 3, a FM stereo demodulation circuit 4, low frequency amplification circuits 101, 102 and speakers 103, 104. Also to receive the AM broadcasting, the radio receiver 100 includes an antenna 59, AM tuner portion section 5, a AM PLL circuit 6, a AM detection circuit 7, low frequency amplification circuit 105 and speaker 106. The FM PLL circuit 2 and the AM PLL circuit 6 output local oscillation signal based on the reference signal synchronized with a pilot signal outputted from the FM stereo demodulation circuit 4.

Description

五、發明説明(1 ) 技術領域 A7 B7 轉濟部中央樣準局貝工消费合作社印髮 本發明’係關於-種備有電子調諧方式之選台電路及 立體ΐ解調電路之收音機(無線電接收機)。 技術背景 現在正在市售之無線電接收機的接收方式,係以超外 差式接收方式為主流。超外差式接收方式,係在不變更帶 通遽波器之中‘、頻率及頻帶特性下,將希望接收之廣播波 頻率變頻成帶通渡波器之中心頻率,藉此只取出此廣播波 之信號者。變頻’係藉著混合被高頻放大之接收信號及按 照選台指示之本機振盪信號,來進行。若此本機振盪信號 之頻率不正相話’所變頻之信號之頻率則從帶通渡波器 之中心頻率偏離。為此,對於本機振逢信號,要求既高精 度且頻率變動少之特性。最近’於用來生成此本機振堡信 號之電路,開始使用可輕㈣微f腦來㈣之PLL頻率合 成器方式的電子選台電路。在此電路所使用之振盪器中, 通常使用有既高精度且頻率變動少之晶體振早。 又’現在正在市售之無線電接收機,多為可接收FM it體聲廣播者當接收了州立體聲廣播時,可獲得立體 聲合成信號料FM檢波後之輸出,藉立體聲解調電路從 此合成信號解調左側聲頻信號(L信號)及右側聲頻信號 信號)。 立體聲解調電路中之解調處理,係根據與立體聲合成 仏號中所含之導頻信號同步地生成之閘脈衝信號,藉著抽 出立體聲合成信號中所含之L信號及R信號來進行。此立 (諳先閲讀背面之注項再填寫本頁) Γ 裝. ,?τ 本紙張尺度適财關^丨όΧ297公们 -4 - 五 、發明説明( A7 B1 經濟部中央標準扃負工消费合作社印裝 趙聲解調電路,為了取得穩定的解調特性,而有例如使用 有陶瓷振子之解調電路β i說,用於上述電子選台電路或立體聲解調電路之晶 體振子或陶該子,係、因利用其材料之特性而無法一體形 成在半導體基板。ϋ此’欲將無線電接收機全體積體時增 加無法形成在半導體基板之外裝零件之數。 又’如上所述’從PLL頻率合成器方式之電子選台電 路輪出之本機振盪信號’係因要求既高精度且頻率變動少 之時性,而為了使其產生本機振蘯信號而使用之晶體振子 貝J必需要只嚴選頻率精度來使用,因而會妨礙零件成本之 減低。 發明之揭露 ' 本發明,係鑑於此點而創作者,其目的係在於提供一 種無線電接收機,以便可削減在半導體基板上一體形成無 線電接收機之電路之外裝零件之數,且可減低零件成本。 在本發明之無線電接收機方面,其使第一振盪器執行, 振盪動作以便與FM立體聲合成信號所含之導頻信號同步 同時,根據輸出自此第一振盪器之振盪信號,使第二振盪 器執行振盪動作,以便輸出FM接收信號之變頻所必需之 本機振盪信號。因此’若要藉相位同步閉(PLL)回路來產 生FM接收信號之變頻所必需之精度且頻率變動少之本機 振堡信號時’由於可將分頻了輸出自此第_振盪器之振盡 信號而成的信號作為上述PLL電路之基準頻率信號使用, 而:沒有必要設置為產生基準頻,率信號而必需之專用振盡器, ; :----T1裝'~| (請先閲讀背面之注意事項再填寫本頁) ,?!V. Description of the invention (1) Technical field A7 B7 The Ministry of Economic Affairs, Central Bureau of Standards, Bureau of the Bayer Consumer Cooperative, issued the present invention 'is about-a radio (radio) equipped with an electronic tuning method and a stereo selection circuit Receiver). Technical background The receiving method of a radio receiver currently on the market is based on the superheterodyne receiving method. The super-heterodyne receiving method is to convert the frequency of the broadcast wave that is desired to be received into the center frequency of the band-pass wave filter without changing the frequency and band characteristics of the band-pass wave filter. Signaler. Frequency conversion 'is performed by mixing the received signal amplified by the high frequency and the local oscillation signal according to the instruction of the selection station. If the frequency of the local oscillation signal is out of phase, the frequency of the frequency-converted signal will deviate from the center frequency of the band-pass crossing device. For this reason, the local vibration signal requires high accuracy and low frequency variation. Recently, in the circuit used to generate this local oscillator signal, an electronic channel selection circuit based on the PLL frequency synthesizer method that can be used to lighten the micro-brain is started. In the oscillator used in this circuit, a crystal with high accuracy and low frequency variation is usually used early. Also, most of the radio receivers currently on the market can receive FM it. Stereo broadcasters can receive stereo FM signals after receiving state stereo broadcasts. The stereo demodulation circuit can be used to decode the synthesized signals. Tune the left audio signal (L signal) and the right audio signal). The demodulation processing in the stereo demodulation circuit is performed by extracting the L signal and the R signal contained in the stereo synthesis signal based on the gate pulse signal generated in synchronization with the pilot signal included in the stereo synthesis signal. This legislation (谙 read the note on the back before filling out this page) Γ Install.,? Τ This paper is suitable for financial management ^ 丨 × 297men-4-5. Description of the invention (A7 B1 Central Standard of the Ministry of Economic Affairs) The cooperative has printed Zhaosheng demodulation circuits. In order to obtain stable demodulation characteristics, for example, there is a demodulation circuit using a ceramic vibrator. Β i said, a crystal oscillator or a ceramic resonator used in the above-mentioned electronic tuning circuit or stereo demodulation circuit. Because of the use of the characteristics of its materials, it cannot be integrated into a semiconductor substrate. Therefore, when you want to increase the volume of a radio receiver, you can increase the number of parts that cannot be formed outside the semiconductor substrate. The oscillating signal of the local oscillating signal of the electronic tuning circuit of the PLL frequency synthesizer method is a crystal vibrator used in order to generate a local oscillator signal because it requires high accuracy and low frequency variation. It is necessary to select only the frequency accuracy for use, which will hinder the reduction of the cost of the parts. Disclosure of the invention The present invention was created in view of this point, and its purpose is to provide a radio receiver, It is possible to reduce the number of external components of the circuit of the radio receiver integrated on the semiconductor substrate, and to reduce the cost of the parts. In the radio receiver of the present invention, it enables the first oscillator to perform an oscillating action for FM stereo The pilot signal contained in the synthesized signal is synchronized, and the second oscillator is caused to perform an oscillating action according to the oscillating signal output from this first oscillator, so as to output the local oscillation signal necessary for the frequency conversion of the FM received signal. When the phase synchronization closed (PLL) loop is used to generate the local vibration signal with the accuracy necessary for the frequency conversion of the FM received signal and the frequency variation is small, because the frequency can be divided and output from this oscillator's exhausted signal. The resulting signal is used as the reference frequency signal of the above PLL circuit, and: there is no need to set a dedicated oscillator to generate the reference frequency and rate signal;: ---- T1 installed '~ | (Please read the back (Please fill in this page again for attention),?!

.I I.I I

經濟部中央標準局員工消費合作杜印製 、發明説明(3) 路=可減低零件件數。特別’考量將無線電接收機之電 振上時’一《器,㈣:上述第—㈣器作為—使用有晶體振子之電展控制 振盪器來構成第一 PLL電路,藉此可使其產生正確地只 與導頻信號同步之問脈衝信號,且可實現不受噪音等之影 響的立想聲之解調處理。又,從這種第一振蓋器輪出之振 盡信號由於精度也高且頻率也少有變動,而可將分頻了此 。L號之彳α號,作為i生本機振盪信號所必需之基準頻 率L號使用β又’從第一振盧器輸出之振盛信號係使控制 成與導頻信號同步,且此處所使用之晶體振子並不需要只 嚴選頻率精度特高者,因此可使用廉價之晶體振子以減低 零件成本。 又,包含一可變更分頻比之第一分頻器及一上述第二 振盪器以構成第二PLL電路之同時,使用一分頻輸出自第 一振盪器之振盪信號的信號作為該第二ριχ電路之基準頻. 率信號,藉此可藉第二振盪器輕易產生一與1?]^立體聲合 成仏號中所含之導頻信號同步的高精度且頻率變動少之本 機振盡彳s號,而且變更第一分頻器之分頻比,藉此可任 變更FM接收信號之頻率。 尤其是’宜根據導頻信號之頻率及輸出自第二振盪 之本機振盈彳§號之頻率,設定第一振盪器之振蘯頻率。 體言之,設定第一振盪器之振盪頻率,以便用第一分頻 來分頻一輸出自第一振盪器之振盪信號的信號之頻率係與 請 先 閱 背 之 注 意 事 項 再, 裝 意 器 具 比 頁 訂 本紙張尺度適用中國國家標準(CNS ) Λ4規格(210X29"?公楚) -6 -Printed by the Central Bureau of Standards of the Ministry of Economic Affairs, and printed by the employees. Description of invention (3) Road = can reduce the number of parts. In particular, "considering the electrical vibration of the radio receiver", a device is used to construct the first PLL circuit using a crystal-controlled electronic exhibition control oscillator, so that it can generate the correct The ground pulse signal is only synchronized with the pilot signal, and can realize demodulation processing of the stereo sound without being affected by noise and the like. In addition, the exhaustion signal from the first vibrator wheel has a high accuracy and a small frequency variation, so the frequency can be divided. The 彳 α number of the L number is used as the reference frequency necessary for the oscillating signal of the local unit. The LR signal using the β number from the first vibrator is used to synchronize the control with the pilot signal. The crystal oscillator does not need to strictly select only those with extremely high frequency accuracy, so an inexpensive crystal oscillator can be used to reduce the cost of parts. In addition, a second frequency divider including a first frequency divider and a second oscillator to form a second PLL circuit are used, and a frequency-divided signal output from an oscillation signal of the first oscillator is used as the second The reference frequency of the ριχ circuit. The frequency signal can be used to easily generate a local oscillator with high accuracy and low frequency variation by synchronizing with the pilot signal contained in the 1?] ^ stereo synthesis signal. s number, and the frequency division ratio of the first frequency divider is changed, so that the frequency of the FM received signal can be changed arbitrarily. In particular, it is appropriate to set the oscillation frequency of the first oscillator according to the frequency of the pilot signal and the frequency of the local oscillation surplus signal output from the second oscillation. In short, set the oscillation frequency of the first oscillator so that the frequency of the signal output from the oscillation signal of the first oscillator is divided by the first frequency division. Please read the precautions before you read, The page size of the page book applies to the Chinese National Standard (CNS) Λ4 specification (210X29 "? Gongchu) -6-

J 經濟部中央標牟局貞工消费合作社印裝 導頻信號之頻率一致同時,用第二分頻比來分頻一輸出自 第一振盪器之振盪信號的信號之頻率係與以給定之整數值 除FM1廣播之頻率分配間隔的頻率之值一致。或者,將第 一振盪器之振盪頻率設定於,導頻信號之頻率及£?河廣播 之頻率分配間隔的頻率之最小公倍數之整數倍值。如此設 定第一振盪器之振盪頻率,藉此可將一分頻了輸出自第一 振盪器之信號的信號,作為基準頻率信號使用’且可根據 該基準頻率信號從第二振盈器輸出為了變換刚接收信號 之頻率而必需之本機振盪信號。 上述之無線電接收機,雖著眼於接收1;14廣播之情況 ,但也可作成可接收FM廣播&AM廣播兩方面的構成。在 這種無線電接收機方面,更根據從第一振盪器之振盪信號 ,使第三振盪器執行振盪動作以便輪出為了變換AM接收 信號之頻率而必需之本機振盪信號。為此,與只接收fm 廣播之情況同樣’可將一分頻了輸出自第一振盪器之振盪 信號的信號,作為基準頻率信號使用,所以不需要設置為 了產生AM廣播用之基準頻率信號而必需之專用振盪器, 可減低零件件數。 又,包含一可變更分頻比之第二分頻器及一上述第三 分頻器以構成AM廣播用之第三pll電路同時,使用一分 頻了輸出自第一振盪器之振盪信號的信號,作為該第三 PLL電路之基準頻率信號,藉此可藉第三振盪器輕易產一 與FM立體聲合成信號中所含之導頻信號同步的高精度且 變動少之AM廣播用之本機振盪信號,而且變更第二分頻 ; ^ 「裝-- (請先閲讀背面之注意事項再填寫本頁)J The frequency of the printed pilot signal is consistent with that of the Zhenggong Consumer Cooperative of the Central Standards Bureau of the Ministry of Economic Affairs. At the same time, the second frequency division ratio is used to divide down the frequency of a signal output from the oscillator signal of the first oscillator. The value is the same as the frequency except the frequency allocation interval of the FM1 broadcast. Alternatively, the oscillation frequency of the first oscillator is set to an integer multiple of the least common multiple of the frequency of the pilot signal and the frequency of the frequency allocation interval of the radio broadcast. In this way, the oscillation frequency of the first oscillator is set, whereby a signal divided by a signal output from the first oscillator can be used as a reference frequency signal, and can be output from the second oscillator according to the reference frequency signal. The local oscillation signal necessary to convert the frequency of the signal just received. Although the above-mentioned radio receiver is focused on receiving 1; 14 broadcasts, it can also be configured to receive both FM broadcasts and AM broadcasts. In this radio receiver, based on the oscillation signal from the first oscillator, the third oscillator is caused to perform an oscillation operation in order to rotate out the local oscillation signal necessary to change the frequency of the AM received signal. For this reason, as in the case of receiving only fm broadcasts, a signal divided by an oscillation signal output from the first oscillator can be used as a reference frequency signal, so there is no need to set a reference frequency signal for AM broadcasting. The necessary special oscillator can reduce the number of parts. In addition, a second frequency divider with a variable frequency division ratio and a third frequency divider described above are included to form a third pll circuit for AM broadcasting. At the same time, a frequency division output signal that is output from the first oscillator is used. The signal is used as the reference frequency signal of the third PLL circuit, so that the third oscillator can be used to easily produce a high-precision, low-variation AM broadcast local unit that is synchronized with the pilot signal included in the FM stereo composite signal. Oscillation signal, and change the second frequency; ^ "install-(Please read the precautions on the back before filling this page)

-1T ---1T-

本紙張尺度谪用中國國家標準((;?《)44規格(2】(^297公楚) -7- 經^-部中央掠準而只工消費合作社印装 A7 ___ B7 -.—— _ _ _ 五、發明説明(5) : ~~ 器之分頻比,藉此可任意變更AM接收信號之頻率。 尤其是,在可接收FM廣播及AM廣播之無線電接收機 方面,宜根據導頻信號及輸出自第二 '第三振遭之各本機 振逢· #號的頻率’設定第一振盈器之振盡頻率。具體古之 ’設定第一振盪器之振盪頻率’以便用第一分頻比來分頻 一輸出自第一振盪器之振盪信號的信號之頻率係與導頻信 號之頻率一致’用第二分頻比來分頻一輪出自第一振堡器 之振盪信號的信號之頻率係與以給定之整數值除FM廣播 之頻率分配間隔的頻率之值一致,及用第三分頻比來分頻 一輸出自第一振盪器之振盪信號的信號之頻率係與以給定 之整數值除AM廣播之頻率分配間隔的頻率之值一致。或 者’將第一振盪器之振盪頻率設定於,導頻信號之頻率、 FM廣播之頻率分配間隔的頻率及am廣播之頻率分配間隔 的頻率之最小公倍數之整數倍值。如此設定第一振盡器之 振盪頻率,藉此可將一分頻了輸出自第一振盪器之信號的 •彳s號’作為第二及第三PLL電路之基準頻率信號使用,且' 可根據此基準頻率信號分別從第二振盪器及第三振蘯器輸 出為了變換AM接收信號及FM接收信號而必要之本機振盪 信號。 圖式之簡單說明 第1圖係顯示適用本發明一實施形態之無線電接收機 的全體構造之圊; 第2圖係顯示FM立體聲解調電路之詳細構成的圖; 第3圖係用以說明立體聲分離電路之動作的信號波形. (請先閲讀背面之注意事項再^艿本頁)This paper size is in accordance with Chinese national standard ((;?)) 44 specifications (2) (^ 297 Gongchu) -7- The central government approved and printed only A7 ___ B7-. _ _ _ _ V. Description of the invention (5): The frequency division ratio of the ~~ device can be used to arbitrarily change the frequency of the AM received signal. Especially, for radio receivers that can receive FM broadcast and AM broadcast, it should be based on the pilot frequency. The signal and output from the second 'the third vibration of each local vibration · # frequency' set the exhaustion frequency of the first oscillator. Specifically, the 'set the oscillation frequency of the first oscillator' in order to use the first A frequency division ratio is used to divide a frequency of the signal output from the first oscillator's oscillating signal is the same as the frequency of the pilot signal. 'The second frequency division ratio is used to divide a round of the oscillating signal from the first vibrator. The frequency of the signal is the same as the value of the frequency divided by the frequency allocation interval of the FM broadcast by a given integer value, and the third frequency division ratio is used to divide the frequency of a signal output from the oscillation signal of the first oscillator. The given integer value is the same as the frequency of the AM broadcast frequency allocation interval, or Or 'set the oscillation frequency of the first oscillator at an integer multiple of the least common multiple of the frequency of the pilot signal, the frequency of the frequency allocation interval of the FM broadcast, and the frequency of the frequency allocation interval of the am broadcasting. The oscillator's oscillation frequency can be used as a reference frequency signal for the second and third PLL circuits. The “彳 s number” divided by the signal output from the first oscillator can be used as the reference frequency signal for the second and third PLL circuits. Local oscillator signals necessary for converting AM received signals and FM received signals are output from the second oscillator and the third oscillator. Brief Description of the Drawings Fig. 1 shows a radio receiver to which an embodiment of the present invention is applied. Figure 2 shows the detailed structure of the FM stereo demodulation circuit; Figure 3 is the signal waveform used to explain the operation of the stereo separation circuit. (Please read the precautions on the back before ^ 艿 this page )

Ti'^.. 訂Ti '^ .. Order

經濟部中央標準局貝工消費合作社印裂 A7 --— —_B7_ 五、發明説明(0 ) - 圖; 第4圖’係顯示FJV[用PLL電路之詳細構成的圖。 用以女施發明之最佳形態 本發明之無線電接收機,其特徵在於:進行與FM立 體聲合成信號中所含之導頻信號同步之振I動作,生成立 艘聲解調處理所必需之閑脈衝信號同時,根據由該振遥動 作所得之振盈信號,在用來輸出本機振盪信號之pLL電路 生成必需之基準頻率信號。以下,就適用本發明之一實施 形態的無線電接收機,一面參照圖式一面具體說明之。 ⑴無線電接收機之全體構成 第1圖,係顯示一實施形態之無線電接收機的全體構 成的圖;即,顯示可接收!^^!廣播及AM廣播之兩方面的構 成。該圖所示之無線電接收機1〇〇 ,包含有:作為高頻頭 用之FM調諧電路部1,其係為了接收FM廣播而對於透過 天線19接收的FM信號進行頻率變換;1?]^用PLL電路2,其 係用以羞生用於FM調諸電路部1之頻率變換的本機振蘯信, 號;FM檢波電路3,其係用以檢波從FM調諧電路部丨丨輪 出之信號,以輸出FM立體聲合成信號;FM立體聲解調電 路4,其係從FM立體聲合成信號解調L信號及R信號;低 頻放大電路101,102,其係將L信號及R信號分別放大, 作為音頻輸出;及揚聲器103,1〇4。 , 又,無線電接收機100,包含有:作為高頻頭用之八河 調”皆電路部5,其係為了接收am廣播而對於透過天線59 接收的AM信號進行頻率變換,;am用PLL電路6,其係用 本紙浪尺度_中關家轉(CNS )八4胁(21G X297公着) ; :^裝·; (讀先閱讀背面之注意事項再填寫本頁)Printed by the Central Bureau of Standards, Ministry of Economic Affairs, Shellfish Consumer Cooperative A7 --- --_ B7_ V. Description of the Invention (0)-Figure; Figure 4 'is a diagram showing the FJV [detailed structure of the PLL circuit. The radio receiver according to the present invention is characterized in that it performs the vibration I operation synchronized with the pilot signal included in the FM stereo composite signal, and generates the necessary leisure for the ship ’s sound demodulation processing. At the same time, the pulse signal generates the necessary reference frequency signal in the pLL circuit used to output the local oscillation signal according to the vibration surplus signal obtained by the vibration remote operation. Hereinafter, a radio receiver to which an embodiment of the present invention is applied will be described in detail with reference to the drawings. (1) Overall Configuration of Radio Receiver FIG. 1 is a diagram showing the overall configuration of a radio receiver according to an embodiment; that is, it shows a structure that can receive both a ^^! Broadcast and an AM broadcast. The radio receiver 100 shown in the figure includes: an FM tuning circuit unit 1 as a high frequency head, which performs frequency conversion on the FM signal received through the antenna 19 in order to receive FM broadcasting; 1?] ^ Use PLL circuit 2, which is used to generate the local oscillator signal for frequency conversion of FM tuning circuit section 1, and FM detection circuit 3, which is used to detect the rotation from the FM tuning circuit section. The FM stereo demodulation circuit 4 is used to demodulate the L signal and the R signal from the FM stereo synthesis signal; the low frequency amplifier circuits 101 and 102 are used to amplify the L signal and the R signal respectively. As audio output; and speakers 103,104. In addition, the radio receiver 100 includes: the eight-channel tuning used as a high-frequency head circuit circuit 5 which performs frequency conversion on the AM signal received through the antenna 59 in order to receive am broadcasting; and a PLL circuit for am 6, which uses this paper wave scale _ Zhongguanjia Zhuan (CNS) eight 4 threats (published by 21G X297);: ^ installed ·; (read the precautions on the back before filling in this page)

、1T 經满部中央標準扃貝工消費合作社印裝 A7 ____ B7 五、發明説明(7 ) , '—~~ 以產生用於AM調諧電路部5之頻率變換的本機振盪信號 ;AM檢波電路7,其係用以檢波從AM調諧電路部5輸出 之信,以輸出AM音頻信號;低頻放大電路1 〇5,其係 將AM音頻信號放大,作為音頻輸出;及揚聲器1〇6。 又’無線電接收機1〇〇,包含有:三個分頻器22,23 ,24,其係用以對於上述FM用PLL電路2及電路 6,輸入用於PLL動作之基準頻率信號和給定之選台指示 ;選台控制部9 ;及操作部1〇。 ⑵無線電接收機之動作 於具有上述構成之無線電接收機100,就接收廣播 時、及接收AM廣播時之動作說明之。首先,說明接收FM 廣播時之動作。 — 將透過天線19接收之FM信號,藉由fm調諧電路部i 變換成FM中頻信號。;FM調諧電路部1,如第〗圖所示,備 有高頻放大電路11、混合電路13,帶通濾波器15及中頻放 大電路17。由高頻放大電路π ’輸出—將透過天線19輸入, 之FM k说放大的彳g號》接者由混合電路I],將一輸出自 高頻放大電路11之信號及一輸出自用PLL電路之本機 振盡仏號混合後,輸出此等兩個信號之差信號。fm用PLL· 電路2之詳細構成及動作,待後述之。 帶通濾波器15,具有通帶寬度;其從輸出自混合電路 13之信號中只抽出給定之頻率附近(例如1〇 7MHz)之成分 後予以輪出。由中頻放大電路17,輸出一將輸出自帶通濾 波器之信號放大的FM中頻信號。 (210X297公釐) I-^---:----ΤΊ裝-I (請先閱讀背面之注意事項再填寫本頁)、 1T printed A7 ____ B7 by the central standard 扃 Beigong Consumer Cooperative Fifth, the description of the invention (7), '-~~ to generate the local oscillation signal used for the frequency conversion of the AM tuning circuit section 5; AM detection circuit 7. It is used to detect the letter output from the AM tuning circuit section 5 to output an AM audio signal; the low-frequency amplifier circuit 105 is to amplify the AM audio signal as an audio output; and the speaker 106. The radio receiver 100 includes three frequency dividers 22, 23, and 24, which are used to input the reference frequency signal for the PLL operation and the given frequency to the FM PLL circuit 2 and circuit 6. Channel selection instructions; Channel selection control section 9; and operation section 10.动作 Operation of the radio receiver The radio receiver 100 having the above-mentioned configuration will be described with respect to operations when receiving a broadcast and when receiving an AM broadcast. First, the operation when receiving an FM broadcast will be described. — The FM signal received through the antenna 19 is converted into an FM intermediate frequency signal by the fm tuning circuit part i. The FM tuning circuit section 1 includes a high-frequency amplifier circuit 11, a hybrid circuit 13, a band-pass filter 15, and an intermediate-frequency amplifier circuit 17, as shown in the figure. Output from the high-frequency amplifier circuit π '-will be input through the antenna 19, where FM k is the amplified 彳 g number> followed by the hybrid circuit I], a signal output from the high-frequency amplifier circuit 11 and an output PLL circuit After the local oscillator is completely mixed, the difference signal of these two signals is output. The detailed structure and operation of the fm PLL · circuit 2 will be described later. The band-pass filter 15 has a pass-band width; it extracts only components near a given frequency (for example, 107 MHz) from the signal output from the hybrid circuit 13 and then rotates them out. The intermediate frequency amplifier circuit 17 outputs an FM intermediate frequency signal which amplifies the signal output from the band-pass filter. (210X297mm) I-^ ---: ---- T-loading-I (Please read the precautions on the back before filling this page)

,1T -- -10- A7 B7 經濟部中央標準局負工消费合作社印裝 五、發明説明(8) 藉由FM檢波電路3,FM檢波FM中頻信號後,將之解 調成FM立體聲合成信號。在FM立體聲合成信號,包含有 .彳g號+R彳§號之主頻道信號;[信號信號且將38kHz 之田1j載波加以負載波AM调制的副頻道信號;及19kHz之 導頻信號。FM檢波電路3,例如使用9〇。相移檢波方式。 接著’由FM立體聲解調電路4,從fm立體聲合成信 號解調輸出L信號及R信號.。L信號、R信號,分別藉低頻 放大電路101 ’ 102來放大後’從揚聲器1〇2,}〇4輸出。 其次’說明有關接收AM廣播時之接收動作。將透過 天線59接收之AM信號’藉由AM調譜電路部5變換成am 中頻號。AM調t皆電路部,如第丨圖所示,備有高頻放 大電路51、混合電路53、帶通濾波器55及中頻放大電路57 。由AM調諧電路部5,與上述FM調諧電路部丨同樣地進行 以輸出AM中頻信號。將AM中頻信號,藉由am檢波電路 加以AM檢波後解調成AM音頻信號。在AM檢波電路7, 例如使用包絡線檢波方式。AM音頻信號,接著藉低頻放, 大電路105來放大後,從揚聲器1〇6輸出。又,在第1圖雖 為了說明之簡單化而除了 FM廣播用之揚聲器1〇3,ι〇4以 外,另外設置AM廣播用之揚聲器1〇6,但在AM廣播接收 時將輸出自低頻放大電路105之信號輪入於揚聲器ι〇3,ι〇4 ,藉此省略揚聲器106也可。 < (3)FM立體聲解調電路之構成及動作 其次,說明有關上述FM立體聲解調電路4之詳細構成 及動作。第2圖,係顯示FM立體聲解調電路4之詳細構成 本紙張尺度诚用中國國家梂率(CNS ) Λ4規格(2丨0X297公釐) I-:---;----ΤΊ裝;-I (請先閲讀背面之注意事項再填寫本I) 訂 -11 - 經濟部中央標準局貝工消费合作社印^ 五、發明説明(9 的圖。如該圖所示’ FMiL體聲解調電路4,包含有:基準 信號產生部4卜其係用以產生給定之基準信號,·閉脈衝生 成電442,其係用以生成為了分離AM立體聲合成作號而 使用之閉脈衝信號;導頻信號檢出電路44,其係用以檢出 FM立體聲合成信號中所含之導頻信號;及立體聲分離電 路43,其係從FM立體聲合成信號分離L信號及r信號。 基準信號產生部4卜係包含四個分頻器81〜84、前置 放大器85、相位比較器86、低通濾波器(LpF)87、及電壓 控制型振盪器(VCO)88,並對於閘脈衝生成電路42、導頻 信號檢出電路44及第1圖所示之分頻器,輸出給定之信號 〇 此基準信號產生部41中所含之¥<:〇88,係包含振盪 電路91、晶體振子92、及變容二極管93。從振盪電路91輪 出之振盪信號之頻率,係隨著對於一連接於振盪電路91之 晶體振子92的負載容量,而成可變。依照本實施形態,變 谷一極管93係對應於晶趙振子92之負載容量,可藉著使外, 加於變容二極管93之反向偏壓變化,而使振盪電路91之振 盪頻率成為可變。 藉由具有給定分頻比之兩個分頻器81,82,分頻從該 VC088輸出之振蘯信號。例如,前段之分頻器μ之分頻 比被設定為「15」,而後段之分頻器82之分頻比則被設定 為「30」》又,後段之分頻器82,係輸出相互之相位相差 180°之兩個分頻信號;這些兩個分頻信號則被輸入於閘 脈衝生成電路42。又,將輸出,自分頻器82之兩個分頻信號- 本紙張尺度適用中國國家逆準(CNS > Λ4規格(2丨0><297公釐) 「裝-- |------ · (請先聞讀背面之注意事項再填寫本頁) • In ?-1 0 訂 -12- A7 B7 五 經濟部中央標準局貝工消費合作社印奴 發明说明(10 ) . 中之一方(第2圖所示之信號a),透過分頻器84進一步分頻 後輸入於導頻信號檢出電路44;而將另一方(第2圖所示之 信號b),透過分頻器83進一步分頻後,輸入於相位比較器 86 ° 上述分頻器83,具有給定之分頻比(例如「2」);其 輸出互相之相位相差180。之兩個分頻信號(第2圖所示之 信號c,d);此兩個分頻信號則被輸入於相位比較器肋^ 又,分頻器84,具有與分頻器83同一之分頻比(例如,「2 」);其對於輸出自分頻器83之兩個分頻信號,輸出相位 相差90之兩個分頻信號(第2圖所示之信號e,幻;此兩個 分頻信號則被輸入於導頻信號檢出電路44。 相位比較器86,接者進行一含在透過前置放大器μ來 輸入的FM合成信號之導頻信號、與一輸出自分頻器“之 分頻信號的相位之比較’按照比較結果輸出具有佔空率之 信號8 PLL電路’係由上述VC088、分頻器81、82、83、相· 位比較器86及低通渡波器87所構成,其係用以控制vcogg 之振盪動作,以便獲得與FM立體聲合成信號所含之導頻 信號同步的給定頻率之基準信號。 若將分頻器81、82、83之各分頻比設定於「15」、「 30」、「2」時,其900(=15X3〇X2)分頻了輸出自vc〇88 之振盪信號的信號則被輸入於相位比較器86,且控制 VC088之振盪動作以便該分頻信號之頻率與導頻信號之 頻率(19kHz)相等’因此從此vc〇88輪出將19kHz增大9〇〇 | ^^裝"-- (請先閱讀背面之注意事項再填寫本頁) 訂 本紙張尺度垴用中國國家標準((^5)八4規格(2]0'/297公釐) -13 - A7 B1 經濟部中央標準局負工消費合作社印裝 五、發明説明(11 ) . 倍之17.1MHz的基準信號。 又’相位比較器86,係在導頻信號與頻率同一且相位 相差“。之信號從分頻器83輸出時,輸出佔空率成為5〇% 之信號,又,在輸出自分頻器83之信號之相位及頻率偏離 此等給定值時,輪出自相位比較器86之信號之佔空率則偏 離50% ’因此透過低通濾波器87來外加於vc〇88之電壓便 變化,可使輸出分頻器8·3之信號之相位及頻率與上述給定· 值一致。 閘脈衝生成電路42,係用來輪入從分頻器81輸出之信 號及從分頻器82輸出之兩個分頻信號,且從此等信號對於 立體聲分離電路43輸出一與導頻信號同步之兩個分頻信號 (第2圖所示之g h)。此兩個閘脈衝信號,係設定成與副 頻道彳s號之副載波之3 8kHz同一之頻率且相位相差“ο。 〇 導頻信號檢出電路44,係用來輸入從分頻器84輸出之 兩個分頻信號及FM立體聲合成信號,且根據此等信號檢, 出FM立體聲合成g號中所含之導頻信號。若檢出了導頻 信號時,從導頻信號檢出電路44輸出高電平之信號,與對 於立體聲分離電路43之通知同時,進行發光二極光45之亮 燈。 ~ 立體聲分離電路43,係用來輸入兩個從問脈衝生成電 路42輸出之閘脈衝信號、一顯示輸出自導頻信號檢出電路 44之立體聲廣播的接收狀態之信號、及一FM立體合成信 號,且根據兩個閘脈衝信號從FM立體聲合成信號抽出£信 (請先閱讀背面之注意事項再填寫本頁), 1T--10- A7 B7 Printed by the Consumers ’Cooperative of the Central Standards Bureau of the Ministry of Economic Affairs 5. Description of the invention (8) After FM detection circuit 3, FM detects the FM intermediate frequency signal and demodulates it into FM stereo synthesis signal. The synthesized signal in FM stereo includes the main channel signal of. 彳 g + R 彳 § number; [signal signal and subchannel signal with 38kHz field 1j carrier wave and load wave AM modulation; and 19kHz pilot signal. The FM detection circuit 3 uses, for example, 90. Phase shift detection method. Next, the FM stereo demodulation circuit 4 demodulates and outputs the L signal and the R signal from the fm stereo composite signal. The L signal and R signal are respectively amplified by the low-frequency amplifier circuit 101 '102 and output' from the speakers 102 and 406. Next, a description is given of a reception operation when receiving an AM broadcast. The AM signal 'received through the antenna 59 is converted into an am intermediate frequency number by the AM spectrum modulation circuit section 5. The AM tuning circuit is a circuit section. As shown in the figure, a high-frequency amplifier circuit 51, a hybrid circuit 53, a band-pass filter 55, and an intermediate-frequency amplifier circuit 57 are provided. The AM tuning circuit section 5 performs the same operation as the FM tuning circuit section described above to output an AM intermediate frequency signal. The AM intermediate frequency signal is demodulated into an AM audio signal by AM detection by an am detection circuit. The AM detection circuit 7 uses, for example, an envelope detection method. The AM audio signal is then amplified by the low-frequency amplifier and amplified by the large circuit 105 before being output from the speaker 106. In addition, in FIG. 1, in order to simplify the explanation, in addition to the speakers for FM broadcasting 103 and ι04, the speakers for AM broadcasting 10 are additionally provided. However, when receiving AM broadcasting, the output is amplified from the low frequency. The signal of the circuit 105 is turned into the speakers ι03, ι04, so that the speaker 106 may be omitted. < (3) Configuration and operation of FM stereo demodulation circuit Next, the detailed configuration and operation of the FM stereo demodulation circuit 4 will be described. Figure 2 shows the detailed structure of the FM stereo demodulation circuit 4. This paper is based on the Chinese National Standard (CNS) Λ4 specification (2 丨 0X297 mm) I-: ---; ---- ΤΊ 装; -I (Please read the notes on the back before filling in this I) Order-11-Printed by the Shellfish Consumer Cooperative of the Central Standards Bureau of the Ministry of Economic Affairs ^ V. Description of the invention (9's picture. As shown in the picture 'FMiL bulk sound demodulation The circuit 4 includes a reference signal generating unit 4 for generating a given reference signal, and a closed-pulse generating circuit 442 for generating a closed-pulse signal used to separate AM stereo composite signals; a pilot A signal detection circuit 44 is used to detect the pilot signal included in the FM stereo composite signal; and a stereo separation circuit 43 is used to separate the L signal and the r signal from the FM stereo composite signal. The reference signal generation unit 4b The system includes four frequency dividers 81 to 84, preamplifier 85, phase comparator 86, low-pass filter (LpF) 87, and voltage controlled oscillator (VCO) 88. Frequency signal detection circuit 44 and the frequency divider shown in FIG. No. 〇 < 〇88 included in the reference signal generating section 41 includes the oscillation circuit 91, the crystal oscillator 92, and the varactor diode 93. The frequency of the oscillation signal output from the oscillation circuit 91 follows the The load capacity of a crystal oscillator 92 connected to the oscillating circuit 91 is variable. According to this embodiment, the valley-transistor transistor 93 corresponds to the load capacity of the crystal oscillator 92, which can be added to the The reverse bias voltage of the varactor diode 93 changes, so that the oscillation frequency of the oscillation circuit 91 becomes variable. With two frequency dividers 81, 82 having a given frequency division ratio, the frequency of the oscillation output from the VC088 is divided. For example, the frequency division ratio of the frequency divider μ in the previous stage is set to "15", and the frequency division ratio of the frequency divider 82 in the later stage is set to "30". Outputs two frequency-divided signals that are 180 ° out of phase with each other; these two frequency-divided signals are input to the gate pulse generation circuit 42. The two frequency-divided signals from the frequency divider 82 will be output-this paper size applies China National Inverse Standard (CNS > Λ4 Specification (2 丨 0 > < 297 mm "Loading-| ------ · (Please read the notes on the back before filling out this page) • In? -1 0 Order -12- A7 B7 Five Central Bureau of Standards, Ministry of Economic Affairs Description of the invention (10). One of the parties (signal a shown in FIG. 2) is further divided by a frequency divider 84 and input to the pilot signal detection circuit 44; and the other party (shown in FIG. 2) The signal b) is further divided by the frequency divider 83, and then input to the phase comparator 86 °. The frequency divider 83 has a given frequency division ratio (for example, "2"); its outputs are 180 degrees out of phase with each other. Two frequency-divided signals (signals c, d shown in FIG. 2); these two frequency-divided signals are input to the phase comparator rib ^, and the frequency divider 84 has the same frequency division as the frequency divider 83 Frequency ratio (for example, "2"); for the two frequency-divided signals output from the frequency divider 83, it outputs two frequency-divided signals with a phase difference of 90 (signal e, magic shown in Figure 2); The frequency signal is input to the pilot signal detection circuit 44. The phase comparator 86, in turn, performs a division between the pilot signal including the FM synthesized signal input through the preamplifier μ and an output from the frequency divider. The phase comparison of the frequency signals 'output a signal with a duty cycle according to the comparison result 8 PLL circuit' is composed of the above-mentioned VC088, the frequency divider 81, 82, 83, the phase / bit comparator 86, and the low-pass crossing wave 87, It is used to control the oscillating action of vcogg in order to obtain a reference signal of a given frequency synchronized with the pilot signal contained in the FM stereo composite signal. If the frequency division ratios of the frequency dividers 81, 82, 83 are set to " 15 "," 30 "," 2 ", its 900 (= 15X3〇X2) is divided by the output from vc〇88 The signal of the oscillating signal is input to the phase comparator 86 and controls the oscillating action of VC088 so that the frequency of the frequency-divided signal is equal to the frequency of the pilot signal (19kHz). 〇 | ^^ 装 "-(Please read the precautions on the back before filling in this page) The standard of the paper used in this edition is the Chinese national standard ((^ 5) 8 4 specifications (2) 0 '/ 297 mm)- 13-A7 B1 Printed by the Consumers' Cooperative of the Central Standards Bureau of the Ministry of Economic Affairs 5. Description of the invention (11). A reference signal of 17.1 MHz, which is twice as much as the "phase comparator 86. The pilot signal is at the same frequency as the phase difference" When the signal is output from the frequency divider 83, the output duty ratio becomes 50%, and when the phase and frequency of the signal output from the frequency divider 83 deviate from these given values, the phase comparator 86 is turned on. The duty cycle of the signal deviates from 50%. Therefore, the voltage applied to vc〇88 through the low-pass filter 87 changes, which can make the phase and frequency of the signal of the output divider 8 · 3 to the above-mentioned given value. The gate pulse generating circuit 42 is used to turn on the output from the frequency divider 81 in turn. And the two frequency-divided signals output from the frequency divider 82, and from these signals, two frequency-divided signals (gh shown in FIG. 2) synchronized with the pilot signal are output to the stereo separation circuit 43. These two The gate pulse signal is set to the same frequency and phase difference as 38 kHz of the subcarrier of the subchannel 彳 s. The pilot signal detection circuit 44 is used to input two outputs from the frequency divider 84. The crossover signal and the FM stereo composite signal are detected based on these signals, and the pilot signal included in the FM stereo composite g number is detected. If a pilot signal is detected, a high voltage is output from the pilot signal detection circuit 44 The flat signal is turned on at the same time as the notification to the stereo separation circuit 43 is turned on. ~ Stereo separation circuit 43 is used to input two gate pulse signals output from the interrogation pulse generation circuit 42, a signal indicating the reception status of the stereo broadcast from the pilot signal detection circuit 44, and an FM stereo composite signal And extract the £ letter from the FM stereo composite signal based on the two gate pulse signals (please read the precautions on the back before filling this page)

T 裝-T Pack-

、1T -n 本紙張尺度则’ ϋ U家縣(CNS ) Λ4規格(210X297公釐7 n^i _ -14- A7 B7 經濟部中央標隼局貝工消费合作社印聚 有 只 五、發明説明(12 ) 號及R信號。 圖係用以說明立體聲分離電路43之信號波形圖。 第3圖(a)係顯示輸入於立體聲分離電k432Fm立體聲分 離電路43之FM立體聲合成信號的波形圖;第頂⑻係二 示從閘脈衝生成電路42輪出之一方的閘脈衝信之波形;第 3圖⑷係顯示從閉脈衝生成電路42輪出之另—方的問脈衝 信號之波形;第3圖(d)係顯示從立體聲分離電路43輸出之 1仏號的波形,第3圖(e)係顯示從立體聲分離電路43輸出 之R信號的波形。又,為了說明之簡單化,假定L信號具 有正弦波波形’ R信號具有矩形波波形。 如第3圖(a)所示,在立體聲合成信號,包含有^信號 及R信號》又,第3圖⑷之「·」記號係對應於L信號,’而 「X」記號則對應於R信號。根據第3圖(1})、第3圖(^所示 之兩個閘脈衝信號,抽出第3圖(d)、第3圖(e)所示之L信號 、R信號。 例如,立體聲分離電路43係具有兩個聯動於二閘脈衝 信號之各個藉以轉換接通/斷開狀態之開關;其可在輸入 有一方之閘脈衝信號之定時使一方之開關成接通狀態,藉 此從FM立體聲合成信號取出L信號,並在輸入有另—方之 閘脈衝信號之定時使另一方之開關成接通狀態,藉此 立體聲合成信號取出R信號。 、 如上所述’於基準信號產生部41,構成一含有使用 晶體振子92之VC088的PLL電路,藉此使其產生正確地 與導頻信號同步之閘脈衝信號,。尤其是,使用有晶體振子 (請先閱讀背面之注意事項再填寫本頁) 訂 -15- 五、發明説明(I3 A7 B7 經漪部中央標準扃爲工消费合作社印& 92之VCQ88 ’係因可變之頻率範圍狹窄而⑽立體聲合 成俏合中所含之導頻信號成微弱之狀態,或者即使在FM 立體_合成k號中含有不少之嗓音,也可使其進行正確地 與導頻仏號同步之振絲作,可實現不受嘴音等之影響的 立體聲之解調處理。 又’從VC088輸出之基準信號,係因被控制成與導 頻信號同步,而精度既高且頻率冬變動也少。因此,可將 分頻了該基準信號之信號作為刚用pLL電路2及錫用虹 電路6之基準頻率信號使用。又,用於vc〇88之晶體振子 92,由於不需要只嚴選頻率精度特高者來使用,所以可使 用廉價之晶體振子來減低零件成本。 又,上述VC088,係對應於第一振盪器;由分頻器81 〜83、相位比較器86、低通濾波器87&vc〇88所構成之 電路’係對應於第-相位同步閉回路;乘積三個分頻㈣ 、82、83各個之分頻比的值,係對應於第一分頻比。 (4)FM用PLL電路之構成及動作 其次,說明上述FM用PLL電路2之有關動作。 由第1圖所示之FM用PLL電路2,將藉兩個分頻器24 ,24來分頻輸出自FM立體聲解調電路4之基準信號的信號 ,作為基準頻率信號進行PLL動作,並按照輸出自選台控 制部9之選台信號變更内部之可變分頻器(後述之)之分頻 比,藉此可朝向FM調諧電路部〗輸出具有所需頻率之本機 振盪信號。 前端之分頻器24,係具有給定之分頻比(例如,「% (請先閲讀背面之注意事項再填寫本頁} Γ 裝· ,βτ . —I1 本紙張尺颇用中國國家轉(CNS ) Λ4現格(2iGX_297公釐)— .^n I 1 16- 經滴部中央標準扃貝工消费合作社印12 A7 ____五、發明説明(14 ) * j ),其將輸出自FM立體聲解調電路出4之17.1MHz之信號 予以38分頻,輸出450kHz之信號。又,後段之分頻器22 ,係有給定之分頻比(例如「9」),其將輸出自前端分 頻器24之450kHz的信號進一步加以9分頻,輸出50kHz之 信號。將輸出自此後段分頻器22之50kHz之信號,作為PLL 動作所必需之基準頻率信號,輸入於FM用PLL電路2。 上述兩個分頻器24,22之各分頻比被設定為,從後段 分頻器22輸入於FM用PLL電路2之基準頻率信號之頻率, 與以給定之整數值除FM廣播之頻率分配間隔的頻率之值 一致。又,本說明書,乃在FM廣播頻率方面,將分配廣 播頻率之給定頻率間隔,稱做「FM廣播之頻率分配間隔 之頻率」;比在日本之FM廣播時,成為100kHz。 第4圖,係顯示上述FM用PLL電路之詳細構成的圖。 如該圖所示,FM用PLL電路2,包含有電壓控制型振盪器 (VCO)21、低通濾波器(LPF)29、相位比較器25及可變分 頻器27,其係用來輪出與輸出自分頻器22之基準頻率信號' 同步之本機振盪信號。 從VC021輸出之本機振盪信號,係從FM PLL電路2輸 出之同時,被可變分頻器27分頻後輸入於相位比較器25。 在相位比較器25,輸入有一自可變分頻器27輸入之信號、 及一自第1圖所示之分頻器22輸入之基準頻率信號,進而 控制VC021之振盪頻率以便使此等兩個之信號的相位差 變少。因此,如上述,若考慮輸入於相位比較器25之基準 頻率信號之頻率為50kHz之情況時,將可變分頻器27之分 — _Μ--.----叫裝- (請先閱讀背面之注意事項再填寫本頁) 訂 本紙張尺度適用中國國家標率(CNS ) Λ4規格(2Ι0Χ297公漦) -17- 經濟部中央標準局員工消贫合作.社印製 Α7 Β1 五、發明説明(15 ) '~~' 頻比乘於該5〇kHz之頻率則成為VC021之振盪頻率。例如 ,將可變分頻器27之分頻比作成「1680」時,輸出自VC02 i 之本成振盡信號之頻率則設定為84MHz(=50kHz X 1680)。 由選台控制部9,根據來自備有各種操作鍵之操作部1〇 的選台指示,輪出一用來設定FM用PLL·電路2内之可變分 頻器27分頻比的選台信號。 且說’第1圖所示之AM用PLL電路6也具有與上述fm 用PLL電路2同一之構成;其將藉兩個分頻器24,23來分 頻一輸出自FM立體聲解調電路4之基準信號的信號,作為 基準頻率信號進行PLL動作,並按照輸出自選台控制部9 輸出之選台信號,變更内部可變分頻器之分頻比,藉此朝 向AM調諧電路部5輪出一具有所需頻率之本機振盪信號 〇 後段之分頻器23,係具有給定之分頻比(例如5〇);其 將輸出自前端分頻器24之450kHz之信號進一步加以55〇分 頻後輸出9kHz之信號。將輸出自該後段分頻器2329kHz, 之信號作為PLL動作所必需之基準頻率信號,輸入於八河 用PLL電路6。 上述兩個分頻器24,23之各分頻比被設定為,從後段 分頻器23輸入於AM用PLL電路6之基準頻率信號之頻率, 與以給定之整數值除AM廣播之頻率分配間隔的頻率之值 一致。又,本說明書,乃在AM廣播頻率方面,將分配廣 播頻率之給定頻率間隔,稱做「AM廣播之頻率分配間隔 之頻率」;此在曰本之AM廣播時,成為9kHz。 本紙張尺紐^國®家鮮(ϋ/\4規格(2IGX297公你—〗 ---------- (請先閲讀背面之注項再填寫本頁)、 1T -n The paper size is' ϋ Ujia County (CNS) Λ4 specification (210X297 mm 7 n ^ i _ -14- A7 B7 There are only five printed inventions printed in the shelling consumer cooperative of the Central Standards Bureau of the Ministry of Economic Affairs (12) and R signals. The figure is used to explain the signal waveform of the stereo separation circuit 43. Figure 3 (a) is a waveform diagram showing the FM stereo composite signal input to the stereo separation circuit k432Fm stereo separation circuit 43; The top two are the waveforms of the gate pulse signal from one side of the gate pulse generating circuit 42; Figure 3 is the waveform of the pulse signal from the other side of the closed pulse generating circuit 42; Figure 3 ( d) shows the waveform of No. 1 仏 output from the stereo separation circuit 43, and Fig. 3 (e) shows the waveform of the R signal output from the stereo separation circuit 43. For simplicity, it is assumed that the L signal has a sine The waveform of the R signal has a rectangular waveform. As shown in Fig. 3 (a), the stereo composite signal includes the ^ signal and the R signal. Also, the "·" symbol in Fig. 3⑷ corresponds to the L signal. 'And the "X" symbol corresponds to the R signal. According to the 3 (1)) and 3 (^), extract the L signal and R signal shown in Figure 3 (d) and Figure 3 (e). For example, the stereo separation circuit 43 It has two switches that are linked to each of the two gate pulse signals to switch the on / off state; it can make one switch into the on state when one gate pulse signal is input, thereby synthesizing from FM stereo The L signal is taken out from the signal, and the other switch is turned on at the timing when the other-side gate pulse signal is inputted, so that the stereo composite signal is taken out from the R signal. A PLL circuit containing VC088 using crystal oscillator 92, so that it can generate a gate pulse signal that is correctly synchronized with the pilot signal. In particular, use a crystal oscillator (please read the precautions on the back before filling this page) Revision -15- V. Description of the invention (I3 A7 B7 Central Standard of the Ministry of Economics and Industry 扃 VCQ88 printed by the Industrial and Consumer Cooperatives & 92 '' is a pilot signal included in stereo synthesis because of the narrow variable frequency range Into a weak state, Even if the FM stereo_synthesis k number contains a lot of voices, it can be made to correctly synchronize with the pilot 仏 number, so that it can realize the demodulation processing of the stereo which is not affected by the voice. Also, the reference signal output from VC088 is controlled to synchronize with the pilot signal with high accuracy and low frequency variation in winter. Therefore, the signal divided by this reference signal can be used as the pLL circuit 2 and The reference frequency signal of the rainbow circuit 6 for tin is used. In addition, the crystal oscillator 92 used for vc〇88 does not need to be selected only with the highest frequency accuracy. Therefore, an inexpensive crystal oscillator can be used to reduce the cost of parts. In addition, the above-mentioned VC088 corresponds to the first oscillator; the circuit 'constructed by the frequency dividers 81 to 83, the phase comparator 86, the low-pass filter 87 & vc〇88 corresponds to the first phase synchronous closed loop; Multiplying the value of each of the three frequency divisions ㈣, 82, and 83 corresponds to the first frequency division ratio. (4) Configuration and operation of FM PLL circuit Next, the operation of the FM PLL circuit 2 will be described. The FM PLL circuit 2 shown in FIG. 1 uses two frequency dividers 24 and 24 to divide and output the signal of the reference signal from the FM stereo demodulation circuit 4 as a reference frequency signal to perform PLL operation. The channel selection signal output from the channel selection control section 9 changes the frequency division ratio of an internal variable frequency divider (to be described later), thereby outputting a local oscillation signal having a desired frequency toward the FM tuning circuit section. The front-end frequency divider 24 has a given frequency division ratio (for example, "% (Please read the precautions on the back before filling out this page) Γ Install ·, βτ. —I1 This paper ruler is used in China (CNS ) Λ4 grid (2iGX_297mm) —. ^ N I 1 16- Printed by the central standard of the Ministry of Industry and Engineering Co., Ltd. 12 A7 ____ V. Description of the invention (14) * j), which will be output from the FM stereo solution The frequency of the 17.1MHz signal from the tuning circuit is divided by 38 to output a signal of 450kHz. Also, the frequency divider 22 at the rear section has a given frequency division ratio (such as "9"), which will be output from the front-end frequency divider 24 The 450kHz signal is further divided by 9 to output a 50kHz signal. The 50kHz signal from the subsequent frequency divider 22 is output as the reference frequency signal necessary for PLL operation and input to the FM PLL circuit 2. The two above The frequency division ratios of the frequency dividers 24 and 22 are set such that the frequency of the reference frequency signal input to the FM PLL circuit 2 from the rear frequency divider 22 and the frequency of the frequency allocation interval of the FM broadcast divided by a given integer value The values are the same. Also, this manual is about FM broadcasting frequency. The given frequency interval for allocating broadcasting frequencies is called "the frequency of the frequency allocation interval for FM broadcasting"; it is 100 kHz compared with FM broadcasting in Japan. Figure 4 is a diagram showing the detailed structure of the PLL circuit for the above-mentioned FM. As shown in the figure, the FM PLL circuit 2 includes a voltage-controlled oscillator (VCO) 21, a low-pass filter (LPF) 29, a phase comparator 25, and a variable frequency divider 27. The local oscillation signal that is synchronized with the reference frequency signal output from the frequency divider 22. The local oscillation signal output from VC021 is output from the FM PLL circuit 2 and is divided by the variable frequency divider 27 and input in Phase comparator 25. In the phase comparator 25, a signal inputted from a variable frequency divider 27 and a reference frequency signal inputted from the frequency divider 22 shown in FIG. 1 are inputted, thereby controlling the oscillation frequency of the VC021 so that The phase difference between these two signals is reduced. Therefore, as described above, if the frequency of the reference frequency signal input to the phase comparator 25 is 50 kHz, the variable frequency divider 27 is divided by _M- -.---- 叫 装-(Please read the notes on the back first Please fill in this page again.) The paper size of the edition is applicable to China's National Standards (CNS) Λ4 specification (2Ι0 × 297). -17- Poverty Alleviation Cooperation of the Central Bureau of Standards of the Ministry of Economic Affairs. ~~ 'The frequency ratio multiplied by this 50kHz frequency becomes the VC021's oscillation frequency. For example, when the frequency divider ratio of the variable frequency divider 27 is made "1680", the output of the VC02 i original exhausted signal is output. The frequency is set to 84MHz (= 50kHz X 1680). According to the channel selection instructions from the operation unit 10 provided with various operation keys, the channel selection control unit 9 turns out a channel selection for setting the frequency division ratio of the variable frequency divider 27 in the FM PLL · circuit 2 signal. It is also said that the PLL circuit 6 for AM shown in FIG. 1 also has the same structure as the PLL circuit 2 for fm described above; it will use two frequency dividers 24 and 23 to divide and output one from the FM stereo demodulation circuit 4. The signal of the reference signal performs PLL operation as a reference frequency signal, and changes the frequency division ratio of the internal variable frequency divider in accordance with the channel selection signal output from the output selection control section 9 to thereby output one round to the AM tuning circuit section 5 The local oscillator signal with the required frequency. The frequency divider 23 in the latter stage has a given frequency division ratio (for example, 50); it will further output the 450kHz signal from the front-end frequency divider 24 by a frequency of 55. Output a 9kHz signal. The signal output from the post-frequency divider 2329 kHz is input as a reference frequency signal necessary for the PLL operation, and is input to the PLL circuit 6 for Hachikawa. The frequency division ratios of the two frequency dividers 24 and 23 are set such that the frequency of the reference frequency signal input from the post-stage frequency divider 23 to the AM PLL circuit 6 is divided by the given integer value to divide the frequency of AM broadcasting. The frequency of the interval is the same. In addition, in this specification, a given frequency interval for allocating a broadcast frequency is referred to as "frequency of an AM broadcast frequency allocation interval" in terms of the AM broadcast frequency; this is 9 kHz in the AM broadcast of the Japanese version. This paper ruler ^ Country ® Home Fresh (ϋ / \ 4 size (2IGX297) ----- ---------- (Please read the note on the back before filling this page)

-18- - 經濟部中央標率局負工消费合作社印製 五、發明説明(I6 ) 於上述無線電接收機100之構成,乘兩個分頻器22,24 之各分頻比的值係對應於第二分頻比;乘兩個分頻器23, 24之i分頻比的值則對應於第三分頻比。 又,於上述FM用PLL電路2之構成,VC02H^、對應於 第二振盪器;可變分頻器27係對應於第—分頻器;由 VC021、可變分頻器27、相位比較器25及低通濾波器29 所構成之電路,係對應於第二相位同步閉回路。 又,若將第4圖所示之FM用PLL電路2之構成照原樣 不變地作成AM用PLL電路6之構成時,AM PLL電路6中所 含之VC021則對應於第三振盪器,可變分頻器27則對應 於第二分頻器,由VC021、可變分頻器27、相位比較器25 及低通濾波器29所構成之電路則對應於第三相位同步閉回 路〇 如上所述’本實施形態之無線電接收機1〇〇,由於不 使用輸出自一含有專用晶體振子之基準振盪器的信用,而 使用一分頻FM立體聲解調電路4内所產生的基準信號而成, 之信號,以作為一輸入於用來產生本機振盪信號之?1^用 PLL電路2及AM用PLL電路6之基準頻率信號,所以不需要 另外設置專用基準振蘯器,可減低零件件數。尤其是,將 無線電接收機100之各構成一體成型於半導體基板上時, 可減低無法積體化的晶體振子之外裝零件之數。 又,於上述FM用PLL電路2,將輸出自立體聲解調 電路4之基準信號加以分頻,作為基準頻率信號使用藉 此可使同步於FM立體聲合成信號中所含之導頻信號的高 -19- 經濟部中央標準局負工消费合作社印裝 A7 B7 五、發明説明(17 ) , 精度且頻率變動少之本機振盪信號易於產生;而且變更可 變分頻器27之分頻比’藉此可任意變更fm接收信號之頻 率。Λ樣,在AM用PLL電路6,也可輸出高精度且頻率變 動少之本機振盡信號,而且可任意變更AM接收信號之頻 率。 又’如上所述’根據導頻信號之頻率及從FM用PLL 電路2及AM用PLL電路6分別輸出之本機振盪信號之頻率 ,設定輸出自FM立體聲解調電路4之基準信號的頻率。 具體言之,設定輸出自VC088之基準信號的頻率, 以便用三個分頻器81,82,83來分頻一從FM立體聲解調 電路4之VC088輸出之基準信號的信號之頻率係與導頻信 號之頻率一致,用兩個分頻器24,22來分頻一從FM立體 聲解調電路4輸出之基準信號的信號之頻率係與以給定之 整數值除FM廣播之頻率分配間隔的頻率而成之值一致, 以及用兩個分頻器24,23來分頻一從FM立體聲解調電路4 輸出之基準信的信號之頻率係與以給定之整數值除廣' 播之頻率分配間隔的頻率而成之值一致。或者,將輪出自 FM立體聲解調電路之基準信號的振盪頻率設定為:導頻 信之頻率、FM廣播之頻率分配間隔的頻率、及AM廣播之 頻率分配間隔之頻率的、最小公倍數之整數倍的值。 如此,設定輸出自FM立體聲解調電硌4的基準信號之 振蘯頻率,藉此可將該基準信號以生成?14解調所必需之 閘脈衝同時,將同—基準信號分頻作為FMfflpLL電路2或 AM用PLL電路6之基準頻率信號使用,且可從FM用pLL電 1裝— (請先閲讀背面之注意事項再填窍本頁) 訂 經濟部中央標準局負工消費合作社印製 A7 ---------- B1 五、發明説明(18 ) 路2及AM用PLL電路6輪出FM接收信號及AM接收信號之 頻率變換所必需之本機振盪信號。 支’本發明並不限定於上述實施形態,可在本發明要 旨之範圍内實施各種之變形。例如’上述實施形態雖作成 可接收FM廣播及AM廣播,但作成只能接收FM廣播也可 。此時,不設置天線59、AM調諧電路部5、AM檢波電路 7、低頻放大電路105、揚聲器1〇6、AM用PLL電路6、分 頻器23也可。 又’若不接收AM廣播時’由於不需要考慮關於am 廣播之本機振盪信號和AM廣播之頻率分配間隔,所以根 據導頻信號之頻率及輸出自FM用PLL電路2之本機振盪信 號之頻率,設定輸出自FM立體聲解調電路4之基準信號的 頻率即可。具體言之,設定輸出自VC〇88之基準信號的 頻率’以便用三個分頻器81,82,83來分頻一從VC088 輸出之基準信號的信號之頻率係與導頻信號之頻率一致同 4 時,用兩個分頻器24,22來分頻一從fM立體聲解調電路4, 輸出之棊準信號的信號之頻率係與以給定之整數值除 廣播之頻率分配間隔的頻率而成之值一致。或者,將輸出 自FM立體聲解調電路4之基準信號的振盪頻率設定為·導 頻信號之頻率及FM廣播之頻率分配間隔之頻率的、最小 公倍數之整數倍的值。 丨 又’雖將上述七個之分頻器22、23、24、81、82、83 、84之分頻比分別設為9、5〇、38、15、3〇 ' 2、2,但此 等之分頻比只要為根據導頻信號之頻率、輸出自用 ----------I (請先閲讀背面之注f項再填寫本頁) 、?!-18--Printed by the Central Laboratories Bureau of the Ministry of Economic Affairs, Consumer Cooperatives V. Invention Description (I6) In the structure of the above radio receiver 100, the values of the frequency division ratios multiplied by the two frequency dividers 22, 24 correspond to At the second frequency division ratio; the value of the i frequency division ratio multiplied by the two frequency dividers 23, 24 corresponds to the third frequency division ratio. In the configuration of the FM PLL circuit 2 described above, VC02H ^ corresponds to the second oscillator; the variable frequency divider 27 corresponds to the first frequency divider; VC021, the variable frequency divider 27, and the phase comparator The circuit formed by 25 and low-pass filter 29 corresponds to the second phase synchronous closed loop. When the configuration of the PLL circuit 2 for FM shown in FIG. 4 is made as it is, the VC021 included in the AM PLL circuit 6 corresponds to the third oscillator. The variable frequency divider 27 corresponds to the second frequency divider, and the circuit composed of VC021, variable frequency divider 27, phase comparator 25, and low-pass filter 29 corresponds to the third phase synchronous closed loop. It is stated that the radio receiver 100 of this embodiment is formed by using a reference signal generated in a frequency-dividing FM stereo demodulation circuit 4 without using a credit output from a reference oscillator containing a dedicated crystal oscillator, The signal is used as an input to generate a local oscillation signal? 1 ^ The reference frequency signal of PLL circuit 2 and AM PLL circuit 6 is used, so there is no need to install a dedicated reference oscillator, which can reduce the number of parts. In particular, when the components of the radio receiver 100 are integrally formed on a semiconductor substrate, the number of external components of the crystal oscillator that cannot be integrated can be reduced. In addition, in the FM PLL circuit 2 described above, the reference signal output from the stereo demodulation circuit 4 is divided and used as a reference frequency signal, thereby synchronizing the pilot signal contained in the FM stereo composite signal with a high- 19- Printed by the Central Standards Bureau of the Ministry of Economic Affairs, Consumer Cooperatives, printed A7 B7 V. Description of the invention (17), the local oscillation signal with high accuracy and low frequency variation is easy to generate; and the frequency division ratio of the variable frequency divider 27 is changed. This can arbitrarily change the frequency of the fm received signal. Λ sample, the AM PLL circuit 6 can output a local exhaustion signal with high accuracy and less frequency variation, and the frequency of the AM received signal can be arbitrarily changed. As described above, the frequency of the reference signal output from the FM stereo demodulation circuit 4 is set based on the frequency of the pilot signal and the frequency of the local oscillation signal output from the FM PLL circuit 2 and the AM PLL circuit 6, respectively. Specifically, the frequency of the reference signal output from VC088 is set so that three frequency dividers 81, 82, and 83 are used to divide a frequency of the signal of the reference signal output from VC088 of the FM stereo demodulation circuit 4. The frequency of the frequency signal is the same. The frequency of the signal of the reference signal output from the FM stereo demodulation circuit 4 is divided by two frequency dividers 24 and 22. The frequency is the frequency of the frequency allocation interval divided by the given integer value. The resulting values are consistent, and the frequency of the signal of the reference signal output from the FM stereo demodulation circuit 4 is divided by two frequency dividers 24 and 23, and the frequency allocation interval is divided by the given integer value. The frequency is consistent with the value. Alternatively, the oscillation frequency of the reference signal from the FM stereo demodulation circuit is set to an integer multiple of the least common multiple of the frequency of the pilot signal, the frequency of the frequency allocation interval of the FM broadcast, and the frequency of the frequency allocation interval of the AM broadcast. value. In this way, the oscillation frequency of the reference signal output from the FM stereo demodulation circuit 4 is set, whereby the reference signal can be generated? 14 At the same time, the gate pulse necessary for demodulation is used as the reference frequency signal of the FMfflpLL circuit 2 or the PLL circuit 6 for the AM, and can be installed from the pLL circuit of the FM — (please read the note on the back first) Matters need to be refilled on this page) Order printed by the Central Bureau of Standards of the Ministry of Economic Affairs and Consumer Cooperatives to print A7 ---------- B1 V. Description of the invention (18) Circuit 2 and AM PLL circuit 6-round FM reception Local oscillation signals necessary for frequency conversion of signals and AM received signals. The present invention is not limited to the above-mentioned embodiments, and various modifications can be made within the scope of the gist of the present invention. For example, although the above embodiment is configured to receive FM broadcast and AM broadcast, it may be configured to receive only FM broadcast. In this case, the antenna 59, the AM tuning circuit section 5, the AM detection circuit 7, the low-frequency amplifier circuit 105, the speaker 106, the AM PLL circuit 6, and the frequency divider 23 may not be provided. Also, if the AM broadcast is not received, since the local oscillation signal of the AM broadcast and the frequency allocation interval of the AM broadcast need not be considered, the frequency of the pilot signal and the output of the local oscillation signal from the FM PLL circuit 2 are used according to the frequency of the pilot signal. As the frequency, the frequency of the reference signal output from the FM stereo demodulation circuit 4 may be set. Specifically, the frequency of the reference signal output from VC088 is set so that the frequency of the signal of the reference signal output from VC088 is divided by three frequency dividers 81, 82, and 83. The frequency of the signal is consistent with the frequency of the pilot signal. At the same time, two frequency dividers 24 and 22 are used to divide a frequency from the fM stereo demodulation circuit 4. The frequency of the signal output from the quasi-signal is the frequency divided by the given integer value divided by the frequency of the broadcast allocation interval. Success values are consistent. Alternatively, the oscillation frequency of the reference signal output from the FM stereo demodulation circuit 4 is set to a value that is an integer multiple of the least common multiple of the frequency of the pilot signal and the frequency of the frequency allocation interval of the FM broadcast.丨 Again, 'Although the frequency division ratios of the above-mentioned seven frequency dividers 22, 23, 24, 81, 82, 83, and 84 are set to 9, 5, 0, 38, 15, 30, 2, 30 respectively, but this As long as the frequency division ratio is based on the frequency of the pilot signal, the output is for personal use ---------- I (please read the note f on the back before filling this page),?!

-21 - ΠΓ: Α7 Β7 發明説明(I9 ^滴部中央標準局貝Η消费合作社印裝 電路2之本機振盪信號之頻率、及AMffipLL電路6之頻率 ’來設定者,即可適宜地變更。 ' 產業丄之利用特性 如上所述,依照本發明,使第一振盈器執行振盈動作 以便與FM立體聲合成信號中所含之導頻信號同步同時, 根據輸出自此第一振盪之振盪信號,使第二振盪器執行振 盪動作以便輸出頻率變換所必要之本機振盪信號,因此,、 並不需要另外設置為輸出本機振盪信號而必需之專用振盪 器,可減低零件件數。尤其是,若考慮在半導體基板上一 體成型無線電接收機之電路時,可減低用於振盪器之晶體 振子等之外裝零件數。 又將第-振1器作為一使用纟晶體振子之電壓控制 型振後器來構成第~ PT Τ Φ ^ I 僻取弟電路,藉此可使其產生只與導頻 信號正確地同步之閘脈衝信號。 又將第—振盪器作為一使用有晶體振子之電壓控制 5振盪器來構成第_pLL電路,藉此可從該第—振盡器輸, 出兩精度且頻率變動少之振盪錢。因此,其所使用之 體振子並不需要特H選頻率精度高者,可使用廉價 晶體振子,減低零件成本。 讀 先 閱 讀 背 1¾ 之 注 意 事 項 再 填 ,菜裝 頁 玎 之 本紙张尺度適用中國國_^^71^^7· -22 發明説明(2〇)-21-ΠΓ: Α7 Β7 Description of invention (I9 ^ The central standard bureau of the Ministry of Standards and Technology Co., Ltd. printed circuit 2 of the local oscillator signal and the frequency of the AMffipLL circuit 6 'set, you can appropriately change. '' Utilization characteristics of the industrial 如上所述 As described above, according to the present invention, the first vibrator performs a vibrating action so as to synchronize with the pilot signal included in the FM stereo composite signal, and according to the output of the first oscillating signal It enables the second oscillator to perform the oscillating action in order to output the local oscillation signal necessary for frequency conversion. Therefore, it is not necessary to separately set a dedicated oscillator necessary to output the local oscillation signal, which can reduce the number of parts. Especially If the radio receiver circuit is integrally formed on the semiconductor substrate, the number of external components such as the crystal oscillator used for the oscillator can be reduced. The first oscillator 1 is also used as a voltage-controlled oscillator using a chirped crystal oscillator. The post-generator constitutes the first ~ PT Φ ^ ^ I circuit, which can make it generate a gate pulse signal that is only correctly synchronized with the pilot signal. As a voltage-controlled 5 oscillator using a crystal oscillator to constitute the _pLL circuit, the oscillator can output two oscillators with two precisions and less frequency variation. Therefore, the body oscillator used by it You don't need to select the one with high frequency accuracy, you can use a cheap crystal oscillator to reduce the cost of parts. Read the precautions before reading 1¾ and then fill in. The paper size of the menu page applies to China _ ^^ 71 ^^ 7 · -22 Description of the invention (2〇)

A7 BT 元件標號對照 纫济部中央榡率而只Η消资合作社卬繁 1.. .FM調諧電路部 2.. .卩1^用?1^電路 3.. .FM檢波電路 4.. .FM立體聲電路 5.. .AM調諧電路 6.. .入1^用?1^電路 7.. .AM檢波電路 9·..選台控制部 10.. .操作部 11.. .高頻放大電路 13.. .混合電路 15…帶通濾波器 19…天線 17,57...中頻放大電路 22,23,24…分頻器 41.. .基準信號產生部 42.. .閘脈衝生成電路 43·.·立體聲分離電路 44…導頻信號檢出電路 51…高頻放大電路 53.. .混合電路 55.. .帶通濾波器 5 9...天線 81〜84...分頻器 85…前置放大器 86.. .相位比較器 87.. .低通濾波器 88…電壓控制型振盪器 91.. .搌盪電路 92.. .晶體振子 93…變容二極管 100…無線電接收機 101 , 102 , 106… 低頻放大電路 103,104,106…揚聲器 本紙張尺度適用中國國家梂準(CNS ) A4规格(2丨0X297公嫠) (諳先閲讀背面之注意事項再填寫本页) ΤA7 BT component numbers are compared with those of the Ministry of Economic Affairs and Central Government, but only for consumer cooperatives. 1. FM Tuning Circuit Department 2.. 1 ^ circuit 3.. .FM detection circuit 4.. .FM stereo circuit 5.. AM tuning circuit 6.. 1 ^ circuit 7..AM detection circuit 9 ... selection control section 10 ... operation section 11 ... high frequency amplifier circuit 13..hybrid circuit 15 ... band pass filter 19 ... antenna 17,57 ... intermediate frequency amplifier circuits 22, 23, 24 ... frequency divider 41 .. reference signal generating section 42 ... gate pulse generating circuit 43 ... stereo separation circuit 44 ... pilot signal detection circuit 51 ... high Frequency amplifier circuit 53 .. Hybrid circuit 55 .. Band-pass filter 5 9 ... Antenna 81 ~ 84 ... Frequency divider 85 ... Preamplifier 86 .... Phase comparator 87..Low pass Filter 88 ... Voltage-controlled oscillator 91 .. Oscillation circuit 92 .. Crystal oscillator 93 ... Varactor 100 ... Radio receiver 101, 102, 106 ... Low-frequency amplifier circuits 103, 104, 106 ... Speaker paper Dimensions are applicable to China National Standards (CNS) A4 specifications (2 丨 0X297) (嫠 Please read the precautions on the back before filling this page) Τ

—J Γ -23-—J Γ -23-

Claims (1)

A8 B8 C8 Dg 經濟部中央揉率局貝工消費合作社印簟 六、申請專利範圍 J ι· 一種無線電接收機,包含有·第振逢器’係用以執行與FM檢波後之FM立體 聲合成t號中所含之導頻信號同步的給定振堡動作·, 及 第一振盡器’係根據輸出自前述第一振盪器之振 以s號’產生FM接收信號之變頻所需之本機振盪信號 〇 2.依據申请專利範圍第i項所述之無線電接收機其特徵 為: 别述第一振盪器,係使用有晶體振子之電壓控制 型振盪器; 備有一包含前述電壓控制型振盪器的第一相位同 步閉回路,藉此產生為了解調前述1?]^立體聲合成信號 而必需的給定閘脈衝信號。 3·依據申請專利範圍第丨項所述之無線電接收機,其特徵 • 為: , 將分頻了一輸出自第一振盪器之振盪信號的信號 作為基準頻率信號使用之同時,備有一包含有可變更 分頻比之第一分頻器及第二振盪器的第二相位同步閉 回路; 變更前述第一分頻器之分頻比,藉此使輸出自前 述第二振蘯器之本機振盡信號的頻率成為可變。 4·依據申請專利範圍第1項所述之無線電接收機,其特徵 ^—‘----------訂-------1 (請先閲讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家揉準(CNS )八4此格(210X297公釐) 24- 經濟部中央梯率局貝工消費合作社印«. A8 B8 C8 ___________ py 、申請專利範團 月!)述第一振盪器之振盪頻率,係根據前述導頻信 號之頻率及輸出自前述第二振盡器之本機振蘯信狀 頻率,來設定者。 依據申4專利範圍第!項所述之無線電接收機,其特徵 為: ' 前述第一振盪器之振盪頻率被設定為:用第一分 頻比來分頻一輸出自前述第一振盈器之振盈信號的信 號之頻率係與前述導頻信號之頻率一致同時,用第二 分頻比來分頻一輪出自前述第一振盪器之振盪信號的 仏號之頻率係與以給定整數值除FM廣播之頻率分配間 隔的頻率之值一致。 6. 依據申請專利範圍第〗項所述之無線電接收機其特徵 為: 月ϋ述第一振盪器之振盪頻率被設定為,前述導頻 信號之頻率與FM廣播之頻率分配間隔之頻率的、最小 公倍數之整數倍的值。 . 7. 依據申請專利範圍第1項所述之無線電接收機,其特徵 為· 前述無線電接收機更包含有第三振盪器,其係根 據輸出自前述第一振盪器之振盪信號,產生am接收 信號之變頻所必需之本機振盪信號。 8_依據申請專利範圍第7項所述之無線電接收機,其特徵 為: 將分頻了一輸出自第振盪器之振盪信號的信號. 本紙張尺度逋用中國國家梂準(CNS)A4規格(210x297公嫠) : - ^袭-- (請先閱讀背面之注意事項再填寫本頁) 訂 -25- 8 〇〇 8 ABCD 經濟部中央橾準局身工消費合作社印製 六、申請專利範圍 作為基準頻率信號使用之同時,備有—包含有可變更 分頻比之第二分頻器及前述第三振in的第 步閉回路; 變更前述第二分頻器之分頻比,藉此使輸出自前 述第二振盪器之本機振盪信號之頻率成為可變。 9.依㈣請專利範圍第7項所述之無線電接收機其特徵 為: 月'J述第一振盪器之振盪頻率,係根據前述導頻信 號之頻率及輸出自前述第二、第三振盡器之各本㈣ 盪信號的頻率,來設定者。 1〇_依據申請專利範圍第i項所述之無線電接收機其特徵 為: ' 前述第一振盪器之振盪頻率被設定為:用第一分 頻比來分類一輸出自前述第一振盪器之振盪信號的信 號之頻率係與前述導頻信號之頻率一致;用第二分頻 比來分頻一輪出自前述第一振盪器之振盪信號的信號 之頻率係與以第一整數值BFM廣播之頻率分配間隔的 頻率之值一致;及用第三分頻比來分頻一輸出自前述 第一振盪器之振盪信號的信號之頻率係與以第二整數 值除AM廣播之頻率分配間隔的頻率之值一致。 11 ‘依據申請專利範圍第7項所述之無線電接收機,其特徵 為: 前述第一振盪器之振盪頻率被設定,前述導頻信 號之頻率、;FM廣播之頻率,分配間隔之頻率及AM廣播 --:--·-----— (請先閲讀背面之注f項再填寫本頁) 訂 -26- 六、申請專利範圍 A8 68 C8 DS 之頻率分配間隔之頻率的、最小公倍數之整數倍的值 (請先閱讀背面之注意事項再填寫本頁) :装. <1T 經濟部中央梯準局負工消費合作社印製 本紙張尺度逋用中國國家梯準(CNS ) Α4規格(210Χ297公釐) -27-A8 B8 C8 Dg Printed by the Central Government Bureau of the Ministry of Economic Affairs, Shellfish Consumer Cooperatives 6. The scope of patent application J ι · A radio receiver, including the "vibrator" is used to perform FM stereo synthesis after FM detection The given oscillating action of the pilot signal contained in the signal is synchronized, and the first vibration generator is the local machine required to generate the frequency of the FM received signal according to the output of the aforementioned first oscillator with the number s. Oscillation signal 02. The radio receiver according to item i of the scope of the patent application is characterized in that: the first oscillator is a voltage-controlled oscillator using a crystal oscillator; and a voltage-controlled oscillator is provided. The first phase synchronizes the closed loop, thereby generating a given gate pulse signal necessary for demodulating the aforementioned 1?] ^ Stereo composite signal. 3. The radio receiver according to item 丨 in the scope of the patent application, which is characterized in that: A signal which is divided by an oscillating signal output from the first oscillator is used as a reference frequency signal, and a device including The first frequency divider capable of changing the frequency division ratio and the second phase synchronous closed loop of the second oscillator; the frequency division ratio of the aforementioned first frequency divider is changed, thereby outputting from the local unit of the aforementioned second oscillator The frequency of the exhaustion signal becomes variable. 4 · According to the characteristics of the radio receiver described in item 1 of the scope of patent application, its characteristics ^ ——'---------- Order ------- 1 (Please read the precautions on the back before filling (This page) This paper size is applicable to China National Standards (CNS) 8 4 (210X297 mm) 24-printed by the Bayer Consumer Cooperative of the Central Slope Bureau of the Ministry of Economic Affairs «. A8 B8 C8 ___________ py, patent application group month! ) The oscillating frequency of the first oscillator is set according to the frequency of the pilot signal and the local oscillation signal frequency output from the second oscillator. The radio receiver according to item 4 of the patent scope of claim 4 is characterized by: '' The oscillation frequency of the aforementioned first oscillator is set as follows: a first frequency division ratio is used to divide and output an output from the aforementioned first oscillator. The frequency of the signal of the vibration surplus signal is consistent with the frequency of the aforementioned pilot signal. At the same time, the second frequency division ratio is used to divide the frequency. The values of the frequencies except the FM broadcast frequency allocation interval are the same. 6. The radio receiver according to item 1 of the scope of the patent application is characterized in that the oscillation frequency of the first oscillator is set to be the frequency of the pilot signal and the frequency of the frequency allocation interval of the FM broadcast, A value that is an integer multiple of the least common multiple. 7. The radio receiver according to item 1 of the scope of patent application, characterized in that the aforementioned radio receiver further includes a third oscillator which generates am reception according to an oscillation signal output from the aforementioned first oscillator. The local oscillation signal necessary for the frequency conversion of the signal. 8_ The radio receiver according to item 7 of the scope of patent application, characterized in that: it divides the frequency of a signal output from the oscillation signal of the second oscillator. This paper uses China National Standard (CNS) A4 (210x297):-^-(Please read the notes on the back before filling out this page) Order -25- 8 〇8 ABCD Printed by the Central Labor Standards Bureau of the Ministry of Economic Affairs, Consumer Labor Cooperatives 6. Scope of Patent Application At the same time as using as the reference frequency signal, it is provided with a second closed-loop that includes a changeable frequency division ratio and the third closed loop of the aforementioned third in; by changing the frequency division ratio of the aforementioned second frequency divider, thereby The frequency of the local oscillation signal output from the aforementioned second oscillator is made variable. 9. The radio receiver according to item 7 of the patent scope is characterized by: The oscillation frequency of the first oscillator described above is based on the frequency and output of the aforementioned pilot signal from the aforementioned second and third oscillators. Set the frequency of each oscillator signal. 1〇_ The radio receiver according to item i in the scope of the patent application is characterized in that: 'The oscillation frequency of the first oscillator is set as follows: a first frequency division ratio is used to classify an output from the first oscillator. The frequency of the signal of the oscillating signal is the same as the frequency of the aforementioned pilot signal; the frequency of the signal of the oscillating signal from the first oscillator described above is divided by a second frequency division ratio and the frequency of the BFM broadcast by a first integer value The value of the frequency of the allocation interval is the same; and the frequency of the signal output from the oscillation signal of the first oscillator by the third frequency division ratio is equal to the frequency of the frequency of the frequency allocation interval of the AM broadcast by a second integer value. The values are consistent. 11 'The radio receiver according to item 7 of the scope of the patent application, characterized in that the oscillation frequency of the first oscillator is set, the frequency of the pilot signal, the frequency of the FM broadcast, the frequency of the allocation interval, and AM Broadcast-: ------------- (Please read the note f on the back before filling this page) Revision-26- VI. Patent application scope A8 68 C8 DS, the least common multiple of the frequency of the frequency allocation interval Values that are multiples of each other (please read the notes on the back before filling out this page): Packing. ≪ 1T Printed by Chinese Central Standards (CNS) Α4 Specification (210 × 297 mm) -27-
TW87112441A 1997-07-31 1998-07-29 Radio receiver TW396680B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22011397 1997-07-31

Publications (1)

Publication Number Publication Date
TW396680B true TW396680B (en) 2000-07-01

Family

ID=16746124

Family Applications (1)

Application Number Title Priority Date Filing Date
TW87112441A TW396680B (en) 1997-07-31 1998-07-29 Radio receiver

Country Status (4)

Country Link
KR (1) KR20010022059A (en)
CN (1) CN1265242A (en)
TW (1) TW396680B (en)
WO (1) WO1999007091A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3462772B2 (en) * 1998-11-30 2003-11-05 三洋電機株式会社 Radio receiver
JP2002247462A (en) * 2001-02-15 2002-08-30 Funai Electric Co Ltd Receiver
WO2008090503A2 (en) * 2007-01-22 2008-07-31 Nxp B.V. An automatic radio tuning system
JP4968145B2 (en) * 2008-03-31 2012-07-04 ソニー株式会社 Broadcast signal receiver, reception control method thereof, and IC
JP2009253558A (en) * 2008-04-03 2009-10-29 Sony Corp Electronic apparatus, electronic-apparatus adjustment method and integrated circuit
CN104426556A (en) * 2013-09-10 2015-03-18 上海特金信息科技有限公司 Dual-mode voice demodulation equipment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5883446A (en) * 1981-11-12 1983-05-19 Matsushita Electric Ind Co Ltd Receiver
JPS60223335A (en) * 1984-04-20 1985-11-07 Hitachi Ltd Turner of am/fm receiver

Also Published As

Publication number Publication date
KR20010022059A (en) 2001-03-15
CN1265242A (en) 2000-08-30
WO1999007091A1 (en) 1999-02-11

Similar Documents

Publication Publication Date Title
US7272374B2 (en) Dynamic selection of local oscillator signal injection for image rejection in integrated receivers
US8060049B2 (en) Integrated low-if terrestrial audio broadcast receiver and associated method
US7471940B2 (en) Ratiometric clock systems for integrated receivers and associated methods
US7920835B2 (en) FM transmitter
KR940000703B1 (en) Satellite receiver
US20090268916A1 (en) Fm transmitter
JP3301102B2 (en) Receiver
TW396680B (en) Radio receiver
TW560132B (en) Mobile radio receiver with integrated broadcast receiver
JP2713001B2 (en) AM / FM integrated stereo receiver
JPH11112462A (en) Receiver for digital broadcast
US6912376B1 (en) Mobile phone transceiver
KR100646314B1 (en) Multi-input multi-frequency synthesizing apparatus and method for multi-band rf receiver
WO2006114941A1 (en) Clock generating circuit and audio system
JPH06152250A (en) Am-fm integrated stereo receiver
JP2009027685A (en) Fm stereo transmitter and digitized frequency modulation stereo multiplexing circuit
US6473606B1 (en) Common intermediate frequency broadcast radio front end
TWI292258B (en) Receiver
JP3592469B2 (en) Radio receiver
JP3191380B2 (en) Multi-band radio IC
JP2006262521A (en) Fm stereo transmission circuit
JP4524889B2 (en) Communication device
JPH07177051A (en) Fm radio telephone equipment
JP2005102321A (en) Fm stereo transmitter
JPH0774632A (en) Frequency synthesizer and radio communication equipment

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees