TW368736B - Manufacturing method for multiple surface short insulated gate bipolar transistor - Google Patents
Manufacturing method for multiple surface short insulated gate bipolar transistorInfo
- Publication number
- TW368736B TW368736B TW085111613A TW85111613A TW368736B TW 368736 B TW368736 B TW 368736B TW 085111613 A TW085111613 A TW 085111613A TW 85111613 A TW85111613 A TW 85111613A TW 368736 B TW368736 B TW 368736B
- Authority
- TW
- Taiwan
- Prior art keywords
- etching
- photolithography
- oxide
- chip
- forming
- Prior art date
Links
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A kind of manufacturing method for multiple surface short insulated gate bipolar transistor which is to form an epitaxy silicon layer on the surface of substrate; then, forming a first oxide on the epitaxy silicon layer and employing photolithography and etching to define a plurality of P-well predetermined region; then, proceeding ion implantation and forming a plurality of P-well in a plurality of P-well predetermined region; then, forming a second oxide on the chip and defining the active region by photolithography and etching; sequentially depositing a gate oxide and a polycide on the surface of active region and defining polycide layer by the photolithography and etching and forming the gate of transistor component; proceeding ion implantation to form a channel region; proceeding ion implantation to form a plurality of buried emitter lines in the channel region; coating a photoresistant on the chip and employing photolithography for defining a plurality of spaced implantation contact; employing the photoresistant as the mask for ion implantation to form the N+/P+ crossed diffusion region, and removing the photoresistant; then, depositing a third oxide on the chip and employing photolithography and etching to define the third oxide and form a plurality of contacts; lastly, depositing a metal aluminum layer on the front and back face of the chip and employing photolithography and etching to define the front metal aluminum layer and form the metal interconnect.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW085111613A TW368736B (en) | 1996-09-23 | 1996-09-23 | Manufacturing method for multiple surface short insulated gate bipolar transistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW085111613A TW368736B (en) | 1996-09-23 | 1996-09-23 | Manufacturing method for multiple surface short insulated gate bipolar transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
TW368736B true TW368736B (en) | 1999-09-01 |
Family
ID=57941364
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW085111613A TW368736B (en) | 1996-09-23 | 1996-09-23 | Manufacturing method for multiple surface short insulated gate bipolar transistor |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW368736B (en) |
-
1996
- 1996-09-23 TW TW085111613A patent/TW368736B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5047358A (en) | Process for forming high and low voltage CMOS transistors on a single integrated circuit chip | |
GB1529296A (en) | Self-aligned cmos process for insulating substrate device | |
JPH05347383A (en) | Manufacture of integrated circuit | |
WO2002041366A3 (en) | Nitrogen implantation using a shadow effect to control gate oxide thickness in sti dram semiconductors | |
KR20040064305A (en) | A method of forming differential spacers for individual optimization of n-channel and p-channel transistors | |
GB1466679A (en) | Manufacture of semiconductor devices | |
KR960019649A (en) | Manufacturing Method of Semiconductor Device | |
TW288205B (en) | Process of fabricating high-density flat cell mask read only memory | |
TW368736B (en) | Manufacturing method for multiple surface short insulated gate bipolar transistor | |
TW346661B (en) | A method for manufacturing a semiconductor device | |
EP0313777A3 (en) | Method for providing increased dopant concentration in selected regions of semiconductor devices | |
JPH0479336A (en) | Production of semiconductor device | |
KR930010671B1 (en) | Manufacturing method of semiconductor device | |
KR0121184B1 (en) | Method of manufacturing the mos device | |
JPH10242460A (en) | Semiconductor integrated circuit device and its manufacture | |
JPH10163490A (en) | Manufacture of transistor | |
TW429512B (en) | Semiconductor device and method for manufacturing the same | |
JPH0579186B2 (en) | ||
TW429515B (en) | Manufacturing method for forming shallow trench isolation structure | |
KR960016769B1 (en) | Method of manufacturing the isolation elements on the semiconductor device | |
TW283788B (en) | Method of forming semiconductor shallow junction | |
TW245827B (en) | Process for mask read only memory | |
TW375772B (en) | Field implant method | |
KR970011378B1 (en) | Mosfet manufacturing method | |
WO2001013421A1 (en) | Method of simultaneously growing oxide layers with different ticknesses on a semiconductor body using selective implantations of oxygen and nitrogen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |