TW367546B - Manufacturing method of flash memory with self-aligned drain junction - Google Patents
Manufacturing method of flash memory with self-aligned drain junctionInfo
- Publication number
- TW367546B TW367546B TW087101658A TW87101658A TW367546B TW 367546 B TW367546 B TW 367546B TW 087101658 A TW087101658 A TW 087101658A TW 87101658 A TW87101658 A TW 87101658A TW 367546 B TW367546 B TW 367546B
- Authority
- TW
- Taiwan
- Prior art keywords
- polycrystalline silicon
- substrate
- silicon layer
- insulation layer
- barrier
- Prior art date
Links
Landscapes
- Non-Volatile Memory (AREA)
Abstract
A kind of manufacturing method of flash memory with self-aligned drain junction which includes the following steps: provide a substrate; form sequentially the gate oxide, a floating polycrystalline silicon layer, a barrier and the first insulation on the surface of substrate; define the first insulation layer for etching and forming the first and the second openings on part of the surface of the exposed barrier; define the barrier to etch and form the third opening on part of the surface of the exposed floating polycrystalline silicon layer; through the third opening, form a thick bird-beak type insulation layer by applying thermal oxidation on the floating polycrystalline silicon; through the second opening, form a drain are by doping ions on one side of the substrate; remove the residual barrier and the first insulation layer; employ the thick bird-beak type insulation layer as the mask for anisotropic etching floating crystalline silicon layer to the surface of gate oxide; form sequentially a tunnel-penetrated oxide and a controlled polycrystalline silicon layer to elastically cover the substrate; define the controlled polycrystalline silicon layer and etched forming a specified pattern which constitutes a split gate with the tunnel-penetrated oxide, gate oxide, thick bird-beak insulation layer and floating polycrystalline silicon layer; and form a source area by doping ions on the other side of the substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW087101658A TW367546B (en) | 1998-02-07 | 1998-02-07 | Manufacturing method of flash memory with self-aligned drain junction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW087101658A TW367546B (en) | 1998-02-07 | 1998-02-07 | Manufacturing method of flash memory with self-aligned drain junction |
Publications (1)
Publication Number | Publication Date |
---|---|
TW367546B true TW367546B (en) | 1999-08-21 |
Family
ID=57941238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW087101658A TW367546B (en) | 1998-02-07 | 1998-02-07 | Manufacturing method of flash memory with self-aligned drain junction |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW367546B (en) |
-
1998
- 1998-02-07 TW TW087101658A patent/TW367546B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101952958B (en) | Systems and devices including fin transistors and methods of using, making, and operating the same | |
US4855247A (en) | Process for fabricating self-aligned silicide lightly doped drain MOS devices | |
US4908326A (en) | Process for fabricating self-aligned silicide lightly doped drain MOS devices | |
TW365049B (en) | Manufacturing method for shallow trench isolation structure | |
KR20020064984A (en) | Methods of forming semiconductor structures | |
KR960019649A (en) | Manufacturing Method of Semiconductor Device | |
TW282581B (en) | ||
TW357441B (en) | Manufacturing method of split gate flash memory | |
KR970054236A (en) | Flash memory device and manufacturing method thereof | |
TW367546B (en) | Manufacturing method of flash memory with self-aligned drain junction | |
KR100273320B1 (en) | Silicide Formation Method of Semiconductor Device_ | |
KR20030008666A (en) | MOS transistor and forming method thereof | |
KR20020055147A (en) | Method for manufacturing semiconductor device | |
KR100234728B1 (en) | Method of manufacturing mosfet | |
KR100486120B1 (en) | Method for forming of mos transistor | |
KR19990018041A (en) | Semiconductor memory device and manufacturing method thereof | |
KR100790443B1 (en) | Method for manufacturing dram cell | |
KR100541703B1 (en) | Method for forming gate of semiconductor device using double layer patterning | |
KR100317311B1 (en) | Semiconductor device and method for manufacturing the same | |
KR0124647B1 (en) | Semiconductor memory device & the method of manufacturing | |
KR100596803B1 (en) | Method of manufacturing semiconductor device | |
KR0147714B1 (en) | Method for manufacturing a semiconductor device | |
KR100587091B1 (en) | Transistor and method for forming thereof | |
KR100252857B1 (en) | Method for manufacturing semiconductor device | |
TW231373B (en) | Fabricating method for EEPROM IC with MONOS/MNOS structrue |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK4A | Expiration of patent term of an invention patent |