Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IbmfiledCriticalIbm
Application grantedgrantedCritical
Publication of TW362270BpublicationCriticalpatent/TW362270B/en
Internal Circuitry In Semiconductor Integrated Circuit Devices
(AREA)
Abstract
A process is described for the fabrication of submicron interconnect structures for integrated circuit chips. Void-free and seamless conductors are obtained by electroplating Cu from baths that contain additives and are conventionally used to deposit level, bright, ductile, and low-stress Cu metal. The capability of this method to superfill features without leaving voids or seams is unique and superior to that of other deposition approaches. The electromigration resistance of structures making use of Cu electroplated in this manner is superior to the electromigration resistance of AlCu structures or structures fabricated using Cu deposited by methods other than electroplating.
TW086119270A1996-12-161997-12-16Electroplated interconnection structures on integrated circuit chips
TW362270B
(en)