TW353234B - Decoding method of silicon controlled rectifiers (SCR) structure ROM array - Google Patents
Decoding method of silicon controlled rectifiers (SCR) structure ROM arrayInfo
- Publication number
- TW353234B TW353234B TW086106329A TW86106329A TW353234B TW 353234 B TW353234 B TW 353234B TW 086106329 A TW086106329 A TW 086106329A TW 86106329 A TW86106329 A TW 86106329A TW 353234 B TW353234 B TW 353234B
- Authority
- TW
- Taiwan
- Prior art keywords
- memory cells
- transistor
- coupled
- scr
- row
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
- G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
Landscapes
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW086106329A TW353234B (en) | 1997-05-13 | 1997-05-13 | Decoding method of silicon controlled rectifiers (SCR) structure ROM array |
US08/907,004 US5781467A (en) | 1997-05-13 | 1997-08-06 | Decoding method for ROM matrix having a silicon controlled rectifier structure |
JP23985297A JP3818336B2 (ja) | 1997-05-13 | 1997-09-04 | Scr構造を有するromマトリックスの復調方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW086106329A TW353234B (en) | 1997-05-13 | 1997-05-13 | Decoding method of silicon controlled rectifiers (SCR) structure ROM array |
Publications (1)
Publication Number | Publication Date |
---|---|
TW353234B true TW353234B (en) | 1999-02-21 |
Family
ID=21626606
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086106329A TW353234B (en) | 1997-05-13 | 1997-05-13 | Decoding method of silicon controlled rectifiers (SCR) structure ROM array |
Country Status (3)
Country | Link |
---|---|
US (1) | US5781467A (zh) |
JP (1) | JP3818336B2 (zh) |
TW (1) | TW353234B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7499315B2 (en) * | 2003-06-11 | 2009-03-03 | Ovonyx, Inc. | Programmable matrix array with chalcogenide material |
TWI597724B (zh) * | 2005-12-24 | 2017-09-01 | 奧佛尼克公司 | 具硫屬化物材料之可程式化矩陣陣列 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60136097A (ja) * | 1983-12-23 | 1985-07-19 | Hitachi Ltd | 連想メモリ装置 |
-
1997
- 1997-05-13 TW TW086106329A patent/TW353234B/zh not_active IP Right Cessation
- 1997-08-06 US US08/907,004 patent/US5781467A/en not_active Expired - Fee Related
- 1997-09-04 JP JP23985297A patent/JP3818336B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP3818336B2 (ja) | 2006-09-06 |
JPH10320995A (ja) | 1998-12-04 |
US5781467A (en) | 1998-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1603136A3 (en) | Semiconductor memory device | |
EP0398067A3 (en) | Combined multiple memories | |
US4636986B1 (en) | Separately addressable memory arrays in a multiple array semiconductor chip | |
TW332927B (en) | Sense amplifier | |
EP0165612A3 (en) | Memory circuit having a plurality of cell arrays | |
EP0359203A3 (en) | Semiconductor memory device | |
TW325568B (en) | Row redundant circuit with a common fuse case | |
EP0554901A3 (en) | A semiconductor memory device | |
EP0725402A3 (en) | Semiconductor memory device | |
TW200625331A (en) | Memory cell array | |
JPS56137589A (en) | Semiconductor storage device | |
EP0732700A3 (de) | Halbleiterspeicheranordnung | |
EP0272980A3 (en) | Boundary-free semiconductor memory device | |
JPS5683891A (en) | Semiconductor storage device | |
WO1998038362A3 (en) | Spinning cell and method for dry spinning spandex | |
EP0945873A3 (en) | Semiconductor memory device | |
TW353234B (en) | Decoding method of silicon controlled rectifiers (SCR) structure ROM array | |
TW374178B (en) | A semiconductor memory device, and a data reading method and a data writing method therefor | |
EP0186175A3 (en) | Semiconductor memory device having improved redundant structure | |
US6160275A (en) | Semiconductor gate array device | |
EP0337457A3 (en) | Memory device having a plurality of memory cell arrays with different organization | |
EP0231903A3 (en) | Semiconductor memory device | |
EP1137010A8 (en) | Semiconductor memory devices | |
WO1997022139A3 (de) | Festwertspeicherzellenanordnung und verfahren zu deren herstellung | |
DE3584997D1 (de) | Direktzugriffsspeicher. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |