TW335590B - Discrete consine converter - Google Patents
Discrete consine converterInfo
- Publication number
- TW335590B TW335590B TW084105470A TW84105470A TW335590B TW 335590 B TW335590 B TW 335590B TW 084105470 A TW084105470 A TW 084105470A TW 84105470 A TW84105470 A TW 84105470A TW 335590 B TW335590 B TW 335590B
- Authority
- TW
- Taiwan
- Prior art keywords
- converter
- discrete
- coefficients
- consine
- discrete cosine
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/5443—Sum of products
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Data Mining & Analysis (AREA)
- General Engineering & Computer Science (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- Discrete Mathematics (AREA)
- Computing Systems (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9619694 | 1994-05-10 | ||
JP26870194 | 1994-11-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW335590B true TW335590B (en) | 1998-07-01 |
Family
ID=26437404
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW084105470A TW335590B (en) | 1994-05-10 | 1995-05-30 | Discrete consine converter |
Country Status (3)
Country | Link |
---|---|
US (1) | US5596518A (zh) |
KR (1) | KR0150350B1 (zh) |
TW (1) | TW335590B (zh) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0714212A3 (en) * | 1994-11-21 | 1999-03-31 | SICAN, GESELLSCHAFT FÜR SILIZIUM-ANWENDUNGEN UND CAD/CAT NIEDERSACHSEN mbH | Video decoder using concurrent processing and resource sharing |
KR19990022657A (ko) * | 1995-06-01 | 1999-03-25 | 나시모토 류조 | 이산코사인변환 연산회로 |
US5805482A (en) * | 1995-10-20 | 1998-09-08 | Matsushita Electric Corporation Of America | Inverse discrete cosine transform processor having optimum input structure |
US5801979A (en) * | 1995-10-20 | 1998-09-01 | Matsushita Electric Corporation Of America | Carry logic that produces a carry value from NLSBs for a ROM accumulator in an inverse discrete cosine transform processor |
US5867601A (en) * | 1995-10-20 | 1999-02-02 | Matsushita Electric Corporation Of America | Inverse discrete cosine transform processor using parallel processing |
US6377970B1 (en) * | 1998-03-31 | 2002-04-23 | Intel Corporation | Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry |
KR100275933B1 (ko) * | 1998-07-14 | 2000-12-15 | 구자홍 | 엠펙디코더의 역이산여현변환장치 |
DE69922137T2 (de) | 1998-07-20 | 2005-04-07 | Samsung Electronics Co., Ltd., Suwon | Vorrichtung zur erzeugung von quasi orthogonaler kodemaske in einem mobilen kommunikationssystem |
US6230180B1 (en) * | 1998-10-14 | 2001-05-08 | Conexant Systems, Inc. | Digital signal processor configuration including multiplying units coupled to plural accumlators for enhanced parallel mac processing |
JP3935678B2 (ja) * | 2001-01-31 | 2007-06-27 | 富士通株式会社 | Simd積和演算方法、積和演算回路、および、半導体集積回路装置 |
US20030182518A1 (en) * | 2002-03-22 | 2003-09-25 | Fujitsu Limited | Parallel processing method for inverse matrix for shared memory type scalar parallel computer |
US6940828B2 (en) * | 2002-09-30 | 2005-09-06 | Nokia Corporation | Apparatus, and associated method, for transforming data in an OFDM communication system |
WO2016167778A1 (en) | 2015-04-16 | 2016-10-20 | Hewlett Packard Enterprise Development Lp | Resistive memory arrays for performing multiply-accumulate operations |
JP7129857B2 (ja) * | 2018-09-07 | 2022-09-02 | ルネサスエレクトロニクス株式会社 | 積和演算装置、積和演算方法、及びシステム |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4791598A (en) * | 1987-03-24 | 1988-12-13 | Bell Communications Research, Inc. | Two-dimensional discrete cosine transform processor |
US5268853A (en) * | 1989-12-01 | 1993-12-07 | Ricoh Company, Ltd. | Orthogonal transformation processor for compressing information |
JP2646778B2 (ja) * | 1990-01-17 | 1997-08-27 | 日本電気株式会社 | ディジタル信号処理装置 |
JP2964172B2 (ja) * | 1991-03-08 | 1999-10-18 | 富士通株式会社 | Dctマトリクス演算回路 |
US5528528A (en) * | 1993-03-29 | 1996-06-18 | Intel Corporation | Method, apparatus, and system for transforming signals |
JP2677969B2 (ja) * | 1993-12-27 | 1997-11-17 | 松下電器産業株式会社 | 直交変換装置 |
-
1995
- 1995-04-28 KR KR1019950010314A patent/KR0150350B1/ko not_active IP Right Cessation
- 1995-05-03 US US08/434,298 patent/US5596518A/en not_active Expired - Lifetime
- 1995-05-30 TW TW084105470A patent/TW335590B/zh active
Also Published As
Publication number | Publication date |
---|---|
KR950033919A (ko) | 1995-12-26 |
US5596518A (en) | 1997-01-21 |
KR0150350B1 (ko) | 1998-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW335590B (en) | Discrete consine converter | |
HK1099095A1 (en) | An apparatus and a system for performing operations of multimedia applications and a method for performing the same | |
EP0334330A3 (en) | Opto-electric transducing element and method for producing the same | |
EP0895355A3 (en) | Digitally Controlled Delay Circuit | |
EP0663762A3 (en) | Quantising and dequantising circuit with reduced size | |
TW364076B (en) | Apparatus and method for generating a phase-controlled clock signal | |
EP0403248A3 (en) | Photoelectric converting apparatus | |
IL126815A0 (en) | Digital to analogue converter with multiple output stages | |
EP0606161A3 (en) | Circuit for converting unipolar input to bipolar output. | |
EP0372566A3 (en) | Reciprocal arithmetic circuit with rom table | |
EP0310021A3 (en) | Gradation converting circuit employing lookup table | |
CA2301886A1 (en) | Reducing sparseness in coded speech signals | |
AU6855790A (en) | Bit stack compatible input/output circuits | |
Smith | Krull dimension of the enveloping algebra of sl (2, C | |
TW333716B (en) | The distributor, synthesizer and S/N enhancer | |
GB2304505B (en) | Network coupler | |
WO1998053555A3 (en) | Digital to analogue and analogue to digital converters | |
WO1999053419A3 (en) | Device for converting series of data elements | |
EP0831404A3 (en) | Two-dimensional inverse discrete cosine transform circuit | |
TW429582B (en) | Integrated semiconductor-circuit with full-structures | |
JPS5520002A (en) | Facsimile exchange device | |
AU7091494A (en) | Object-oriented input/output framework | |
TW350169B (en) | Delay stage with steep edges | |
CA2019122A1 (en) | A heat engine and a method of operating a heat engine | |
RU2005231C1 (ru) | Механизм Б.Б.Лопатика дл взаимного преобразовани возвратно-поступательного и вращательного движений |