TW289862B - High-density mask ROM device and process thereof - Google Patents
High-density mask ROM device and process thereofInfo
- Publication number
- TW289862B TW289862B TW83111283A TW83111283A TW289862B TW 289862 B TW289862 B TW 289862B TW 83111283 A TW83111283 A TW 83111283A TW 83111283 A TW83111283 A TW 83111283A TW 289862 B TW289862 B TW 289862B
- Authority
- TW
- Taiwan
- Prior art keywords
- gate oxide
- transistor channel
- silicon substrate
- forming
- coding region
- Prior art date
Links
Landscapes
- Semiconductor Memories (AREA)
Abstract
A process of high-density mask ROM device, which is applicable to one silicon substrate, comprises of: (1) via mask patterning performing one ion implantation procedure to form multiple thickly doped source/drain region in the substrate, and forming multiple bit lines extending with one first direction; (2) performing one chemical vapor deposition procedure to form first gate oxide with width at least 500 A on the silicon substrate, and extending with one second direction, and forming transistor channel in silicon substrate between every two joining bit lines under the first gate oxide; (3) via mask patterning one coding region, etching the first gate oxide, making the silicon substrate surface above transistor channel of the coding region expose; (4) performing one oxidization procedure to form one second gate oxide on silicon substrate surface of the coding region with the second gate oxide thickness between 100 A to 300 A; and (5) forming one conductive layer on the gate oxide, and etching back to form multiple gate electrode, forming multiple word lines extending with second direction; in which the transistor channel, two source/drain region connecting to the transistor channel, the gate oxide on the transistor channel and the gate electrode commonly forms one memory cell, by thickness difference of the gate oxide making transistor channel of the memory cells form OFF and ON two states.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW83111283A TW289862B (en) | 1994-12-05 | 1994-12-05 | High-density mask ROM device and process thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW83111283A TW289862B (en) | 1994-12-05 | 1994-12-05 | High-density mask ROM device and process thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
TW289862B true TW289862B (en) | 1996-11-01 |
Family
ID=51398216
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW83111283A TW289862B (en) | 1994-12-05 | 1994-12-05 | High-density mask ROM device and process thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW289862B (en) |
-
1994
- 1994-12-05 TW TW83111283A patent/TW289862B/en active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5394356A (en) | Process for forming an FET read only memory device | |
US4527181A (en) | High density semiconductor memory array and method of making same | |
US4364074A (en) | V-MOS Device with self-aligned multiple electrodes | |
US6268625B1 (en) | Trench-type thin film transistor | |
US5693549A (en) | Method of fabricating thin film transistor with supplementary gates | |
TW347581B (en) | Process for fabricating read-only memory cells | |
TW366596B (en) | Thin-film transistor and the manufacturing method | |
US5631481A (en) | Flat-cell mask ROM integrated circuit | |
TW288205B (en) | Process of fabricating high-density flat cell mask read only memory | |
US5767553A (en) | Flat cell mask ROM having compact select transistor structure | |
US5529942A (en) | Self-aligned coding process for mask ROM | |
US6077750A (en) | Method for forming epitaxial Co self-align silicide for semiconductor device | |
TW289862B (en) | High-density mask ROM device and process thereof | |
KR100221061B1 (en) | A semiconductor device and fabrication method of the same | |
US5688661A (en) | Fabrication method for mask ROM | |
US20030052362A1 (en) | Semiconductor device | |
US5650960A (en) | Polysilicon programming memory cell | |
KR970009617B1 (en) | Contact forming method of semiconductor device | |
KR970003468A (en) | Contact hole formation method of semiconductor device | |
KR100371284B1 (en) | Method for fabricating a flat-cell semiconductor memory device | |
KR100357299B1 (en) | Method for manufacturing thin film transistor | |
EP0069233A2 (en) | Memory array and methods of making same | |
KR940006683B1 (en) | Structure nand type rom cell and fabricating method thereof | |
JPH0139663B2 (en) | ||
KR970001349B1 (en) | Transistor manufacturing method |