TW288209B - PN junction floating gate EEPROM and flash EPROM and fabrication process thereof - Google Patents

PN junction floating gate EEPROM and flash EPROM and fabrication process thereof

Info

Publication number
TW288209B
TW288209B TW85101926A TW85101926A TW288209B TW 288209 B TW288209 B TW 288209B TW 85101926 A TW85101926 A TW 85101926A TW 85101926 A TW85101926 A TW 85101926A TW 288209 B TW288209 B TW 288209B
Authority
TW
Taiwan
Prior art keywords
floating gate
gate
forming
fabrication process
producing
Prior art date
Application number
TW85101926A
Other languages
Chinese (zh)
Inventor
Gau-Miin Jih
Original Assignee
Taiwan Semiconductor Mfg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg filed Critical Taiwan Semiconductor Mfg
Priority to TW85101926A priority Critical patent/TW288209B/en
Application granted granted Critical
Publication of TW288209B publication Critical patent/TW288209B/en

Links

Landscapes

  • Non-Volatile Memory (AREA)

Abstract

A method of producing floating gate ROM comprises of: (1) supplying one lightly doped P- semiconductor substrate; (2) forming doped source and drain region in the substrate; (3) forming one tunnel oxide and field oxide on the substrate surface; (4) producing one PN junction floating gate from first polysilicon which includes one N doped area located on tunnel oxide, and at least one P doped area located on field oxide and next to N doped area; (5) forming one gate interlevel electrode insulator overlaying the PN floating gate; (6) producing one polysilicon control gate from second polysilicon, overlaying the gate interlevel electrode insulator; (7) forming another insulator overlaying the control gate.
TW85101926A 1996-02-15 1996-02-15 PN junction floating gate EEPROM and flash EPROM and fabrication process thereof TW288209B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW85101926A TW288209B (en) 1996-02-15 1996-02-15 PN junction floating gate EEPROM and flash EPROM and fabrication process thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW85101926A TW288209B (en) 1996-02-15 1996-02-15 PN junction floating gate EEPROM and flash EPROM and fabrication process thereof

Publications (1)

Publication Number Publication Date
TW288209B true TW288209B (en) 1996-10-11

Family

ID=51398119

Family Applications (1)

Application Number Title Priority Date Filing Date
TW85101926A TW288209B (en) 1996-02-15 1996-02-15 PN junction floating gate EEPROM and flash EPROM and fabrication process thereof

Country Status (1)

Country Link
TW (1) TW288209B (en)

Similar Documents

Publication Publication Date Title
US5231299A (en) Structure and fabrication method for EEPROM memory cell with selective channel implants
TW332924B (en) Semiconductor
TW331034B (en) Flash EEPROM device and manufacturing method thereof
US5635749A (en) High performance field effect transistor with lai region
TW327240B (en) Semiconductor device and process for producing the same
TW283263B (en) Fabrication method of semiconductor device and field effect transistor
TW353773B (en) Semiconductor device and manufacturing method
EP0820096A3 (en) Semiconductor device and method for fabricating the same
EP0923118A3 (en) Method of manufacturing a MOSFET
TW262594B (en) A self-aligned buried channel/junction stacked gate flash memory cell
US5965926A (en) Circuit structure having at least one MOS transistor and method for its production
EP0746037A3 (en) N-type HIGFET and method
EP0884773A3 (en) Method of making an MIS transistor
TW351860B (en) Memory cell arrangement and method for its production
TW288209B (en) PN junction floating gate EEPROM and flash EPROM and fabrication process thereof
EP0746041A3 (en) Channel region of MOSFET and method for producing the same
US5086008A (en) Process for obtaining high-voltage N channel transistors particularly for EEPROM memories with CMOS technology
WO1998053491A3 (en) Manufacture of a semiconductor device with a mos transistor having an ldd structure
US6483159B1 (en) Undoped polysilicon as the floating-gate of a split-gate flash cell
KR100554833B1 (en) Nonvolatile memory device and method for manufacturing the same
TW373338B (en) A semiconductor device having an SOI structure and a method for manufacturing the same
KR0124648B1 (en) Flash eprom cell
EP0817252A3 (en) Method for manufacturing surface channel type P-channel MOS transistor while supressing P-type impurity penetration
TW288206B (en) Process of fabricating split-gate flash memory cell
TW276359B (en) MOS transistor structure and fabricating method therefor

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent