TW279268B - Fabrication method of mask ROM - Google Patents

Fabrication method of mask ROM

Info

Publication number
TW279268B
TW279268B TW84113846A TW84113846A TW279268B TW 279268 B TW279268 B TW 279268B TW 84113846 A TW84113846 A TW 84113846A TW 84113846 A TW84113846 A TW 84113846A TW 279268 B TW279268 B TW 279268B
Authority
TW
Taiwan
Prior art keywords
semiconductor substrate
forming
mask rom
polysilicon layer
type
Prior art date
Application number
TW84113846A
Other languages
Chinese (zh)
Inventor
Yuan-Ding Horng
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW84113846A priority Critical patent/TW279268B/en
Application granted granted Critical
Publication of TW279268B publication Critical patent/TW279268B/en

Links

Landscapes

  • Semiconductor Memories (AREA)

Abstract

A fabrication method of mask ROM, that is applicable to implement mask ROM with the first-type semiconductor substrate, comprises the steps of: forming multiple masking material along one first direction on the above semiconductor substrate; forming polysilicon layer on semiconductor substrate between the above masking material; doping the second-type dopant to the above polysilicon layer, and through the above polysilicon layer diffusing to the above first-typesemiconductor substrate to form the second-type doped area; forming metal silicide on the above polysilicon layer, and making the above metal silicide, polysilicon and doped area become bit line of the above mask ROM; removing the above masking material; forming gate oxide on the above bit line and semiconductor substrate; forming multiple word lines along the second direction with determined angle to the first direction on gate oxide, and forming trench on word line located between the above bit lines; through the above trench doping the first-type dopant to the first-type semiconductor substrate between the above second-type doped area to perform coding.
TW84113846A 1995-12-26 1995-12-26 Fabrication method of mask ROM TW279268B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW84113846A TW279268B (en) 1995-12-26 1995-12-26 Fabrication method of mask ROM

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW84113846A TW279268B (en) 1995-12-26 1995-12-26 Fabrication method of mask ROM

Publications (1)

Publication Number Publication Date
TW279268B true TW279268B (en) 1996-06-21

Family

ID=51397512

Family Applications (1)

Application Number Title Priority Date Filing Date
TW84113846A TW279268B (en) 1995-12-26 1995-12-26 Fabrication method of mask ROM

Country Status (1)

Country Link
TW (1) TW279268B (en)

Similar Documents

Publication Publication Date Title
US4419810A (en) Self-aligned field effect transistor process
US5545579A (en) Method of fabricating a sub-quarter micrometer channel field effect transistor having elevated source/drain areas and lightly doped drains
TW328615B (en) MOSFET device and method of controlling dopant diffusion and metal contamination in thin polycide gate conductor
US5607881A (en) Method of reducing buried contact resistance in SRAM
JPH061818B2 (en) Method for manufacturing self-aligned stacked CMOS structure
US5087582A (en) Mosfet and fabrication method
US5494848A (en) Buried contact trench process
US5965926A (en) Circuit structure having at least one MOS transistor and method for its production
TW282581B (en)
KR950021768A (en) Field effect transistor with shield diffusion junction
TW279268B (en) Fabrication method of mask ROM
US6333220B1 (en) Method and apparatus for providing low-GIDL dual workfunction gate doping with borderless diffusion contact
TW235370B (en) Method of fabricating semiconductor devices having electrodes comprising layers of doped tungsten disilicide
TW302539B (en) Manufacturing method of deep submicron PMOS device shallow junction
TW280032B (en) Fabrication method of self-aligned mask ROM
EP0716455A2 (en) Dual gate formation
TW262589B (en) Coding process of 3-level mask ROM
TW277157B (en) Fabrication process of notching free polycide gate
TW276359B (en) MOS transistor structure and fabricating method therefor
TW278221B (en) Fabrication method of self-aligned CMOS transistor
TW266310B (en) Process for transistor device with short channel
TW290721B (en) Fabrication method of transistor element with recessed gate
TW344898B (en) Process for producing semiconductor device
TW249292B (en) Process for diffusion barrier layer of CMOS FET
KR970004483B1 (en) Method for manufacture of mos transistor

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees