TW271003B - Fabricating method for non-etching back spin-on-glass - Google Patents

Fabricating method for non-etching back spin-on-glass Download PDF

Info

Publication number
TW271003B
TW271003B TW83102637A TW83102637A TW271003B TW 271003 B TW271003 B TW 271003B TW 83102637 A TW83102637 A TW 83102637A TW 83102637 A TW83102637 A TW 83102637A TW 271003 B TW271003 B TW 271003B
Authority
TW
Taiwan
Prior art keywords
sog
etchback
item
layer
siloxane
Prior art date
Application number
TW83102637A
Other languages
Chinese (zh)
Inventor
Bor-Wenn Yan
Lian-Shenq Jong
Her-Song Liaw
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW83102637A priority Critical patent/TW271003B/en
Application granted granted Critical
Publication of TW271003B publication Critical patent/TW271003B/en

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

A fabricating method for non-etching back spin-on glass comprises the steps of: coating siloxane SOG on the first metal layer of one substrate; soliding the siloxance SOG; performing N2 plasma treatment to make the siloxane SOG transform to nitride SOG; depositing one oxide layer on the nitride SOG as dielectric layer; coating photoresist on the dielectric surface, and by lithography, etching forming one via on the first metal layer to obtain one electric contact area; removing phtoresist; performing the second metal deposition; in which step 3 in-situ with step 4 are completed in same plasma depositing machine.

Description

經濟部中央標準局員工消費合作社印製 271003 A7 B7 五、發明説明(1 ) 本案係一種製造S 0 G之方法,尤指―種製造非回蝕刻 SOG之方法。 SOG (Spin~on-glass) 是目前超大型積體電路金 屬間平坦化過程最常用的一種介電質材料。S0G可包括矽 氧烷類(siloxane)SOG 及矽酸鹽類(Silicate)s〇G 二 種;雖然siloxane S0G與Silicate S0G相較之下有 較多的優點,但在以〇 2電漿去除光阻時,一般非回蝕刻 S0G製程中,通孔(via)內的siloxane S0G會遭受到該 〇 2電漿之破壞,這使得siloxane S0G之製程變得困難。 圖一爲習知之非回蝕刻siloxane S0G之製造流程圖, 其步驟包括;(1)以 PECVD(Plasma-enhanced chemical vapor deposition)沉積一氧化物爲第一 介電質層於第一層金屬層之基材上;(2)塗覆2-3層 Siloxane S0G於該第一介電質層之上;(3)於425 °C溫 度,以45分鐘固化該S0G; (4)以PECVD(Plasma-enhanced chemical vapor deposition)沉積第 3-4 KA厚之氧化物爲第二介電質層;(5)上光阻並利用 微影及鈾刻技術於該第一金屬層上得一通孔(v i a ),俾形 成一電性接觸區:(6 )以0 2電漿及溶劑去除光阻;(7 )將 整個基材於4G0°C下烘烤30分鐘;(8)做第二道金屬沉 積。 在習知的方法中,該步驟(6)中之用以去光阻之02電 漿將會破壞該通孔中之Siloxane S0G,造成第一層金屬 與第二層金屬間接觸(planarization)不良》 ---------------、玎------Μ ▲ (請先閱讀背面之注意事項再填寫本頁) 271003 經濟部中央樣準局員工消費合作社印製 A7 B7 五、發明説明(2 ) 本案'之主要目的在提供一製造非回蝕刻SOG之方法,俾 使通孔內之S0G可承受02電漿之破壞。 本案之另一目的在提供一製造非回蝕刻SOG之製造方 法,俾避免氫效應,使得非回蝕刻S 0 G之製程變得健康且易 製造》 本案係一種製造非回蝕刻S0G之方法,其步驟包括: (1)於一基體之第一金屬層上塗覆矽氧烷類 SOG(Siloxane S0G) ; (2)固化該Siloxane SOG ; (3)做卩2電漿處理,俾該Siloxane SOG被轉化成氮化物 SOGCnitride S0G) ; (4)沉積一氧化物層於該氮化物 S〇(i之上做爲介電質層;(5)上光阻於該介電質層之表 面,並利用微影、蝕刻技術於該第一金屬層之上形成一通 孔(v i a ),俾得一電性接觸區;(6 )去光阻;(7 )實施第 二道金屬沈積;其中,步驟(3)係以In-stiu(同位置/時 間)方式,與步驟(4)於同一電漿沉積機台內被完成。 較佳者,步驟(4)中之該介電質層係以PECVD (Plasma-enhanced chem-i cal vapor deposit ion)开多成之 ° 較佳者,於步驟(1)塗覆Sil〇xane s〇G於該第一金 屬層之前更包括一步驟(8)以PECVD法沉積一層氧化物於 該基板上之第一金屬層之上,以做爲介電質,該介電質層 厚度爲2 - 3 KA » 較佳者’步驟(1)中所塗覆之矽氧烷類層數爲2-3 層。步驟(2)中之固化溫度爲425 °C。步驟(2)中之固化 時間爲45分鐘。步驟(3)中之N2電漿處理後之Nitride 3 本紙張尺度適用中國國家標隼(CNS ) A4規格(21 OX 297公釐) ----------------ίτ------I (請先聞讀背面之注意事項再填寫本頁) 271003 A7 B7 五、發明説明( SOG厚度爲2-4 KA。 本案得藉下列圖示及詳細說明’俾得一深入了解 第一圖 第二圖 第三圖 施例截面圖 第四圖 (請先閲讀背面之注意事項再填寫本頁) 係習知非回蝕刻SOG之製造方法流程圖。 係本案方法之一較佳實施例製造流程圖。 以本案方法製造之非回飩刻SOG之一較佳實 本案第一金屬層上之通孔放大圖。 茲舉一較佳實施例來說明本案之詳細內容;第二圖表 示了本案製造法之流程圖;第三圖爲截面圖,其包括;基 體3 1 ' 氧化層3 2、 複晶矽3 3、 以 B P S G (Borophosphoro silicate glass)回流製成之介 電質層34、第一金屬層35、第一介電質層36、S0G 37、第二介電質層38、通孔(via)39、第二金屬層 4 0° 請參閱圖二及圖三,本案較佳實施例步驟包括; 1)於第一金屬層35之上沉積第一層2-3 KA之氧化物 以做爲介電質層36,沉積方法可以PECVD爲之; 2 )塗覆 2-3 層之 Si loxane SOG 37;Printed by the Employee Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economic Affairs 271003 A7 B7 V. Description of the invention (1) This case is a method of manufacturing S0G, especially a method of manufacturing non-etchback SOG. SOG (Spin ~ on-glass) is currently the most commonly used dielectric material for the intermetallic planarization process of very large integrated circuits. S0G can include two kinds of siloxane SOG and silicate (Silicate) s〇G; although siloxane S0G and Silicate S0G have more advantages compared, but in the 02 plasma to remove light In general, in non-etchback SOG processes, the siloxane SOG in vias will be damaged by the 02 plasma, which makes the siloxane SOG process difficult. FIG. 1 is a conventional non-etchback siloxane S0G manufacturing flow chart. The steps include: (1) PECVD (Plasma-enhanced chemical vapor deposition) deposits an oxide as the first dielectric layer on the first metal layer On the substrate; (2) coat 2-3 layers of Siloxane S0G on the first dielectric layer; (3) cure the S0G at 425 ° C for 45 minutes; (4) use PECVD (Plasma- enhanced chemical vapor deposition) depositing the 3-4 KA thick oxide as the second dielectric layer; (5) photoresist and using lithography and uranium engraving technology to obtain a via in the first metal layer (via) In order to form an electrical contact area: (6) Remove the photoresist with 02 plasma and solvent; (7) Bake the entire substrate at 4G0 ° C for 30 minutes; (8) Do a second metal deposition. In the conventional method, the 02 plasma used to remove the photoresist in this step (6) will destroy the Siloxane S0G in the through hole, resulting in poor planarization between the first layer metal and the second layer metal 》 --------------- 、 玎 ------ Μ ▲ (please read the precautions on the back before filling in this page) 271003 Printed by the Employee Consumer Cooperative of the Central Bureau of Samples of the Ministry of Economic Affairs System A7 B7 5. Description of the invention (2) The main purpose of this case is to provide a method for manufacturing non-etchback SOG, so that the S0G in the through hole can withstand the damage of 02 plasma. Another objective of this case is to provide a manufacturing method for manufacturing non-etchback SOG, in order to avoid the hydrogen effect, making the non-etching SOG process healthy and easy to manufacture. "This case is a method for manufacturing non-etchback SOG, which The steps include: (1) coating the first metal layer of a substrate with silicone SOG (Siloxane S0G); (2) curing the Siloxane SOG; (3) doing 2 plasma treatment so that the Siloxane SOG is converted To form a nitride SOGCnitride SOG); (4) deposit an oxide layer on the nitride SO (i as a dielectric layer; (5) photoresist on the surface of the dielectric layer, and use micro Shadowing and etching technology to form a via on the first metal layer to obtain an electrical contact area; (6) remove photoresist; (7) implement the second metal deposition; wherein, step (3) It is done in the same plasma deposition machine with step (4) by In-stiu (same location / time) method. Preferably, the dielectric layer in step (4) is PECVD (Plasma- enhanced chem-i cal vapor deposit ion) Open more than °° Preferably, apply Sil〇xane s〇G to the first metal in step (1) Previously, it also included a step (8) depositing an oxide layer on the first metal layer on the substrate by PECVD method as a dielectric, the thickness of the dielectric layer is 2-3 KA »better The number of siloxane layers applied in step (1) is 2-3. The curing temperature in step (2) is 425 ° C. The curing time in step (2) is 45 minutes. Step (3) Nitride 3 after N2 plasma treatment in China. This paper scale is applicable to China National Standard Falcon (CNS) A4 specification (21 OX 297 mm) ---------------- ίτ --- --- I (Please read the precautions on the back and then fill out this page) 271003 A7 B7 5. Description of the invention (SOG thickness is 2-4 KA. In this case, you can borrow the following illustration and detailed description Fig. 2 Fig. 3 Fig. Example cross-sectional view Fig. 4 (please read the precautions on the back before filling in this page) is a flow chart of the conventional non-etchback SOG manufacturing method. It is a preferred embodiment of the method in this case Manufacturing Flowchart. One of the non-returned SOG manufactured by the method of this case is preferably an enlarged view of the through hole on the first metal layer of this case. Here is a preferred embodiment to illustrate this case Details; the second figure shows the flow chart of the manufacturing method of this case; the third figure is a cross-sectional view, which includes; the substrate 3 1 'oxide layer 3 2, polycrystalline silicon 3 3, made by reflow of BPSG (Borophosphoro silicate glass) The dielectric layer 34, the first metal layer 35, the first dielectric layer 36, the SOG 37, the second dielectric layer 38, the via 39, the second metal layer 40 °, please refer to FIG. 2 And FIG. 3, the steps of the preferred embodiment of the present case include: 1) depositing a first layer of 2-3 KA oxide on the first metal layer 35 as the dielectric layer 36, the deposition method can be PECVD; 2 ) Coat 2-3 layers of Si loxane SOG 37;

3 )以4 2 5 °C,4 5分鐘的時間固化該s i 1 o x a n e S 0 G 3 7; 經濟部中央橾準局員工消費合作社印製 4) 做電漿處理,使該siloxane SOG 37被轉換 成 2-4KA 氮類 SOGCNitridized SOG ) 37; 5) 以PECVD方法沉積第二介電質層38 ; 其中,%電漿處理係以”In-situ”(同氣室/沉積前) 良紙張尺度適用中國國家標準(CNS ) A4規格(210X297公簇) 271003 at 沖加 271003 at 沖加 經濟部中央樣準局員工消費合作社印製 五、發明説明(4 ) 方式與步驟(5)於同一電漿沉積台內被完成》 6) 上光阻,並利用微影及鈾刻技術於第一金屬層35 之上形成一通孔39,俾第一金屬層35可藉該通孔39與第 二金屬層接觸; 7) 以0 2電漿及溶劑去除光阻; 8) 沈積第二層金屬40。 第四圖則表示了通孔39之放大圖。 由以上之敘述可了解,本案於第二次PECVD之前,以 ”In-situ”方式加了 電漿處理,使得原sil〇xane S0G 37被轉換成Nitridized S0G,這不僅可以使S0G 37於去除光阻時不再遭受〇2電槳侵襲,同時,藉著將氫 由S0G 37表面移去,可避免氫效應(Hydrogen effect),因氫效應將導致熱載子效應,場逆轉(field inversion)及複晶負載電阻位移(Poly load resistance shifting)等之元件退化。 再者,於第二道PECVD時加以”In-situ”方式1<2電 漿處理,可將S0G 37氮化後至PECVD沉積間之擱置時間 (hold-time delay)減至最小,有效防止了 S0G 37表 面的水氣再吸附(Moisture Readsorption),且並不 犧牲週轉時間。 本案得由熟悉本技藝之人士任施匠思,然皆不脫如附 申請專利範圍所欲保護者。 本纸張尺度適用中國國家標準(CNS ) Α4規格(210X297公釐) ,1T (請先閲讀背面之注意事項再填寫本頁)3) The si 1 oxane S 0 G 3 7 is cured at 4 2 5 ° C for 4 5 minutes; printed by the Consumer Cooperative of the Central Bureau of Economic Affairs of the Ministry of Economic Affairs 4) Plasma treatment is performed to convert the siloxane SOG 37 2-4KA nitrogen SOGCNitridized SOG) 37; 5) PECVD method is used to deposit the second dielectric layer 38; Among them, the% plasma treatment is "In-situ" (same gas chamber / before deposition) Good paper size is suitable China National Standards (CNS) A4 specification (210X297 public cluster) 271003 at Chongjia 271003 at the Chongka Ministry of Economic Affairs Central Prototype Bureau employee consumer cooperative printed five. Invention description (4) Method and step (5) deposited in the same plasma The stage is completed "6) The photoresist is applied, and a through hole 39 is formed on the first metal layer 35 using lithography and uranium engraving technology, so that the first metal layer 35 can contact the second metal layer through the through hole 39 7) Remove the photoresist with 0 2 plasma and solvent; 8) deposit a second layer of metal 40. The fourth figure shows an enlarged view of the through hole 39. It can be understood from the above description that before this second PECVD, the plasma treatment was added in the "In-situ" mode, so that the original sil〇xane S0G 37 was converted into Nitridized S0G, which not only allowed S0G 37 to remove light It will no longer be attacked by 〇2 propellers at the time of resistance, and at the same time, by removing hydrogen from the surface of SOG 37, the hydrogen effect (Hydrogen effect) can be avoided. The hydrogen effect will cause hot carrier effect, field inversion and field inversion. Elements such as poly load resistance shifting are degraded. Furthermore, the "In-situ" method 1 < 2 plasma treatment is applied during the second PECVD, which can minimize the hold-time delay between SOG 37 after nitriding and PECVD deposition, which effectively prevents Moisture Readsorption on the surface of SOG 37 without sacrificing turnaround time. In this case, anyone who is familiar with this skill can be considered as a carpenter, but none of them can be protected as attached to the scope of patent application. This paper scale is applicable to China National Standard (CNS) Α4 specification (210X297mm), 1T (please read the precautions on the back before filling this page)

Claims (1)

8 888 ABCD 2/1003 六、申請專利範圍 1 · 一種製造非回蝕刻SOG之方法,其步驟包括,· 1) 於一基體之第一金屬層上塗覆矽氧烷類 SOG(Si loxane SOG); 2) 固化該Siloxane SOG ; 3) 做1^2電發處理,俾該Siloxane SOG被轉化成氮 化物 SOG(nitride SOG); 4) 沉積一氧化物層於該氮化物SOG之上做爲介電質 層; 5) 上光阻於該介電質層之表面,並利用微影、蝕刻技 術於該第一金屬層之上形成一通孔(via),俾得一電性接 觸區; 6 )去光阻; 7) 實施第二道金屬沈積; 其中,步驟(3)係以In-stiu(同位置/時間)方式,與步 驟(4)於同一電漿沉積機台內被完成。 2 ·如申請專利範圍第1項所述之製造非回蝕刻S0G之方 法,步驟(4)中之該介電質層係以PECVD (Plasma-enhanced chem ical vapor deposition)形成 之。 3 如申請專利範圍第1項所述之製造非回蝕刻SOG之方 法,於步驟(1)塗覆Siloxane S0G於該第一金屬層之前 更包括一步驟 8) 以PECVD法沉積一層氧化物於該基板上之第一金屬 層之上,以做爲介電質。 6 本紙張尺度適用中國國家標準(CNS ) Α4規格(210Χ297公釐) ---------,μ衣------、訂------^ (請先閲讀背面之注意事項再填寫本頁) 經濟部中央標準局員工消費合作社印製 271003 A8 B8 C8 D8 六、申請專利範圍 4 .如申請專利範圍第1項所述之製造非回蝕刻SOG之方 法,步驟(8)中之介電質層厚度爲2-3 Κέ。 5 .如申請專利範圍第1項所述之製造非回蝕刻SOG之方 法,步驟(1)中所塗覆之矽氧烷類層數爲2-3層。 6 ·如申請專利範圍第1項所述之製造非回蝕刻S0G之方 法,步驟(2 )中之固化溫度爲4 2 5 °C。 7 .如申請專利範圍第1項所述之製造非回蝕刻S 0 G之方 法,步驟(2 )中之固化時間爲4 5分鐘。 8 ·如申請專利範圍第1項所述之製造非回蝕刻S0G之方 法,步驟(3)中之N 2電漿處理後之Nitride S0G厚度爲 2-4 K e 〇 9 .如申請專利範圍第1項所述之製造非回鈾刻S0G之方 法,步驟(6 )中之光阻係以〇 2電漿及溶劑去除之。 (請先閲讀背面之注意事項再填寫本頁) 訂 線! 經濟部中央標準局男工消費合作社印製 7 本紙張尺度適用中國國家標準(CNS ) A4洗格(210 X 297公釐)8 888 ABCD 2/1003 6. The scope of patent application 1. A method for manufacturing non-etchback SOG, the steps include: 1) Coating the first metal layer of a substrate with siloxane SOG (Si loxane SOG); 2) Curing the Siloxane SOG; 3) Doing 1 ^ 2 electro-generation treatment, so that the Siloxane SOG is converted into a nitride SOG (nitride SOG); 4) Depositing an oxide layer on the nitride SOG as a dielectric Mass layer; 5) apply photoresist on the surface of the dielectric layer, and use lithography and etching technology to form a via on the first metal layer to obtain an electrical contact area; 6) Photoresist; 7) Implement the second metal deposition; wherein, step (3) is completed in the same plasma deposition machine as step (4) by In-stiu (same location / time) method. 2. The method for manufacturing non-etchback SOG as described in item 1 of the patent application scope, the dielectric layer in step (4) is formed by PECVD (Plasma-enhanced chemical vapor deposition). 3 The method of manufacturing a non-etchback SOG as described in item 1 of the patent scope, in step (1) coating Siloxane S0G before the first metal layer further includes a step 8) depositing a layer of oxide on the layer by PECVD The first metal layer on the substrate is used as a dielectric. 6 This paper scale is applicable to China National Standard (CNS) Α4 specification (210Χ297mm) ---------, μ clothing ------, order ------ ^ (please read the back first Please pay attention to this page and then fill out this page) Printed 271003 A8 B8 C8 D8 by the Staff Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economic Affairs 6. Scope of patent application 4. The method of manufacturing non-etchback SOG as described in item 1 of the scope of patent application, steps ( 8) The thickness of the dielectric layer is 2-3 Κέ. 5. The method for manufacturing a non-etchback SOG as described in item 1 of the patent scope, the number of siloxane-based layers applied in step (1) is 2-3. 6. The method for manufacturing non-etchback SOG as described in item 1 of the patent application scope, the curing temperature in step (2) is 4 2 5 ° C. 7. The method for manufacturing non-etchback S 0 G as described in item 1 of the patent application scope, the curing time in step (2) is 45 minutes. 8. The method of manufacturing non-etchback S0G as described in item 1 of the patent application scope, the thickness of the Nitride S0G after the N 2 plasma treatment in step (3) is 2-4 K e 〇9. In the method for manufacturing non-returned uranium engraved SOG as described in item 1, the photoresist in step (6) is removed with 02 plasma and solvent. (Please read the precautions on the back before filling out this page) Booking! Printed by the Male Workers ’Consumer Cooperative of the Central Bureau of Standards of the Ministry of Economic Affairs 7 This paper scale is applicable to the Chinese National Standard (CNS) A4 (210 X 297 mm)
TW83102637A 1994-03-25 1994-03-25 Fabricating method for non-etching back spin-on-glass TW271003B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW83102637A TW271003B (en) 1994-03-25 1994-03-25 Fabricating method for non-etching back spin-on-glass

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW83102637A TW271003B (en) 1994-03-25 1994-03-25 Fabricating method for non-etching back spin-on-glass

Publications (1)

Publication Number Publication Date
TW271003B true TW271003B (en) 1996-02-21

Family

ID=51397028

Family Applications (1)

Application Number Title Priority Date Filing Date
TW83102637A TW271003B (en) 1994-03-25 1994-03-25 Fabricating method for non-etching back spin-on-glass

Country Status (1)

Country Link
TW (1) TW271003B (en)

Similar Documents

Publication Publication Date Title
TW295696B (en)
TWI285919B (en) Method and apparatus for manufacturing semiconductor
JPH03200329A (en) Method of silicating spin-on glass
WO2016052597A1 (en) Bonded substrate and method for manufacturing same, and support substrate for bonding
KR100748723B1 (en) Bonding method of substrates
US5407529A (en) Method for manufacturing semiconductor device
TW388956B (en) Shallow trench isolation for semiconductor process
WO2019241012A1 (en) Conformal carbon film deposition
WO2020014352A1 (en) Methods to reduce gouging for core removal processes using thermal decomposition materials
TW471134B (en) Manufacturing method for multilevel interconnects
TW200929377A (en) Method of manufacturing an electronic device
TW546738B (en) Method of manufacturing semiconductor device
TW271003B (en) Fabricating method for non-etching back spin-on-glass
JP2002033478A (en) Method for forming gate electrode of semiconductor element
TW544696B (en) Process for fabricating an electronic component incorporating an inductive microcomponent
US6124218A (en) Method for cleaning wafer surface and a method for forming thin oxide layers
TWI774311B (en) A passivation layer for a semiconductor device and method for manufacturing the same
JPH10112499A (en) Formation method for metallic plug and/or metallic wiring
JP2000058646A (en) Manufacture of semiconductor device
CN110473775A (en) Improve the method for film removing
JP2636715B2 (en) Method for manufacturing semiconductor device
US6977212B2 (en) Fabricating a semiconductor device using fully cured bisbenzocyclobutene
TW434809B (en) Method for forming an insulating layer in semiconductor device
TW471098B (en) Method in making a storage node of stack capacitor upon silicon substrate
US20040198035A1 (en) Method of damascene process flow

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees