TW251381B - - Google Patents
Info
- Publication number
- TW251381B TW251381B TW083110292A TW83110292A TW251381B TW 251381 B TW251381 B TW 251381B TW 083110292 A TW083110292 A TW 083110292A TW 83110292 A TW83110292 A TW 83110292A TW 251381 B TW251381 B TW 251381B
- Authority
- TW
- Taiwan
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/160,701 US5395787A (en) | 1993-12-01 | 1993-12-01 | Method of manufacturing shallow junction field effect transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
TW251381B true TW251381B (zh) | 1995-07-11 |
Family
ID=22578060
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW083110292A TW251381B (zh) | 1993-12-01 | 1994-11-07 |
Country Status (5)
Country | Link |
---|---|
US (1) | US5395787A (zh) |
EP (1) | EP0656653A1 (zh) |
JP (1) | JPH07202016A (zh) |
KR (1) | KR950021769A (zh) |
TW (1) | TW251381B (zh) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05110005A (ja) * | 1991-10-16 | 1993-04-30 | N M B Semiconductor:Kk | Mos型トランジスタ半導体装置およびその製造方法 |
KR970006262B1 (ko) * | 1994-02-04 | 1997-04-25 | 금성일렉트론 주식회사 | 도우핑된 디스포저블층(disposable layer)을 이용한 모스트랜지스터의 제조방법 |
JPH08153804A (ja) * | 1994-09-28 | 1996-06-11 | Sony Corp | ゲート電極の形成方法 |
US5571733A (en) | 1995-05-12 | 1996-11-05 | Micron Technology, Inc. | Method of forming CMOS integrated circuitry |
US6004854A (en) * | 1995-07-17 | 1999-12-21 | Micron Technology, Inc. | Method of forming CMOS integrated circuitry |
US5534449A (en) * | 1995-07-17 | 1996-07-09 | Micron Technology, Inc. | Methods of forming complementary metal oxide semiconductor (CMOS) integrated circuitry |
US5874351A (en) * | 1996-06-13 | 1999-02-23 | Micron Tecnology, Inc. | Sputtered metal silicide film stress control by grain boundary stuffing |
US6080645A (en) | 1996-10-29 | 2000-06-27 | Micron Technology, Inc. | Method of making a doped silicon diffusion barrier region |
US6214658B1 (en) * | 1996-12-09 | 2001-04-10 | Texas Instruments Incorporated | Self-aligned contact structure and method |
TW316330B (en) * | 1996-12-28 | 1997-09-21 | Tian-Sheng Jaw | Manufacturing method of complement metal oxide semiconductor (CMOS) transistor shallow junction |
US6015997A (en) * | 1997-02-19 | 2000-01-18 | Micron Technology, Inc. | Semiconductor structure having a doped conductive layer |
US6262458B1 (en) | 1997-02-19 | 2001-07-17 | Micron Technology, Inc. | Low resistivity titanium silicide structures |
US5926730A (en) * | 1997-02-19 | 1999-07-20 | Micron Technology, Inc. | Conductor layer nitridation |
US6211026B1 (en) | 1998-12-01 | 2001-04-03 | Micron Technology, Inc. | Methods of forming integrated circuitry, methods of forming elevated source/drain regions of a field effect transistor, and methods of forming field effect transistors |
US6025242A (en) * | 1999-01-25 | 2000-02-15 | International Business Machines Corporation | Fabrication of semiconductor device having shallow junctions including an insulating spacer by thermal oxidation creating taper-shaped isolation |
US5998248A (en) * | 1999-01-25 | 1999-12-07 | International Business Machines Corporation | Fabrication of semiconductor device having shallow junctions with tapered spacer in isolation region |
US6022771A (en) * | 1999-01-25 | 2000-02-08 | International Business Machines Corporation | Fabrication of semiconductor device having shallow junctions and sidewall spacers creating taper-shaped isolation where the source and drain regions meet the gate regions |
US5998273A (en) * | 1999-01-25 | 1999-12-07 | International Business Machines Corporation | Fabrication of semiconductor device having shallow junctions |
US6660600B2 (en) | 2001-01-26 | 2003-12-09 | Micron Technology, Inc. | Methods of forming integrated circuitry, methods of forming elevated source/drain regions of a field effect transistor, and methods of forming field effect transistors |
US7033916B1 (en) * | 2004-02-02 | 2006-04-25 | Advanced Micro Devices, Inc. | Shallow junction semiconductor and method for the fabrication thereof |
EP3143056B1 (en) | 2014-05-16 | 2021-01-13 | Kraton Polymers U.S. LLC | Polyalkenyl coupling agent and conjugated diene polymers prepared therefrom |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6151959A (ja) * | 1984-08-22 | 1986-03-14 | Toshiba Corp | 半導体装置の製造方法 |
US4922311A (en) * | 1987-12-04 | 1990-05-01 | American Telephone And Telegraph Company | Folded extended window field effect transistor |
US4844776A (en) * | 1987-12-04 | 1989-07-04 | American Telephone And Telegraph Company, At&T Bell Laboratories | Method for making folded extended window field effect transistor |
CA1311862C (en) * | 1988-06-20 | 1992-12-22 | Steven James Hillenius | Devices having shallow junctions |
US4945070A (en) * | 1989-01-24 | 1990-07-31 | Harris Corporation | Method of making cmos with shallow source and drain junctions |
JPH0438834A (ja) * | 1990-06-04 | 1992-02-10 | Fujitsu Ltd | Mosトランジスタの製造方法 |
US5279976A (en) * | 1991-05-03 | 1994-01-18 | Motorola, Inc. | Method for fabricating a semiconductor device having a shallow doped region |
US5268317A (en) * | 1991-11-12 | 1993-12-07 | Siemens Aktiengesellschaft | Method of forming shallow junctions in field effect transistors |
US5281552A (en) * | 1993-02-23 | 1994-01-25 | At&T Bell Laboratories | MOS fabrication process, including deposition of a boron-doped diffusion source layer |
-
1993
- 1993-12-01 US US08/160,701 patent/US5395787A/en not_active Expired - Lifetime
-
1994
- 1994-11-07 TW TW083110292A patent/TW251381B/zh active
- 1994-11-23 EP EP94308645A patent/EP0656653A1/en not_active Ceased
- 1994-11-29 KR KR1019940031632A patent/KR950021769A/ko not_active Application Discontinuation
- 1994-11-30 JP JP6319367A patent/JPH07202016A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0656653A1 (en) | 1995-06-07 |
JPH07202016A (ja) | 1995-08-04 |
US5395787A (en) | 1995-03-07 |
KR950021769A (ko) | 1995-07-26 |