JPH05324468A
(ja)
*
|
1992-05-21 |
1993-12-07 |
Fujitsu Ltd |
階層化キャッシュメモリ
|
JPH0797352B2
(ja)
*
|
1992-07-02 |
1995-10-18 |
インターナショナル・ビジネス・マシーンズ・コーポレイション |
コンピュータ・システム及び入出力コントローラ
|
JPH06110781A
(ja)
*
|
1992-09-30 |
1994-04-22 |
Nec Corp |
キャッシュメモリ装置
|
US5689679A
(en)
*
|
1993-04-28 |
1997-11-18 |
Digital Equipment Corporation |
Memory system and method for selective multi-level caching using a cache level code
|
US5636365A
(en)
*
|
1993-10-05 |
1997-06-03 |
Nec Corporation |
Hierarchical buffer memories for selectively controlling data coherence including coherence control request means
|
JP3200757B2
(ja)
*
|
1993-10-22 |
2001-08-20 |
株式会社日立製作所 |
並列計算機の記憶制御方法および並列計算機
|
EP0661638A1
(en)
*
|
1993-12-28 |
1995-07-05 |
International Business Machines Corporation |
Method and apparatus for transferring data in a computer
|
US5717894A
(en)
*
|
1994-03-07 |
1998-02-10 |
Dell Usa, L.P. |
Method and apparatus for reducing write cycle wait states in a non-zero wait state cache system
|
US5561779A
(en)
*
|
1994-05-04 |
1996-10-01 |
Compaq Computer Corporation |
Processor board having a second level writeback cache system and a third level writethrough cache system which stores exclusive state information for use in a multiprocessor computer system
|
EP0683457A1
(en)
*
|
1994-05-20 |
1995-11-22 |
Advanced Micro Devices, Inc. |
A computer system including a snoop control circuit
|
US5692152A
(en)
*
|
1994-06-29 |
1997-11-25 |
Exponential Technology, Inc. |
Master-slave cache system with de-coupled data and tag pipelines and loop-back
|
US5784590A
(en)
*
|
1994-06-29 |
1998-07-21 |
Exponential Technology, Inc. |
Slave cache having sub-line valid bits updated by a master cache
|
US5671231A
(en)
*
|
1994-07-07 |
1997-09-23 |
Dell Usa, L.P. |
Method and apparatus for performing cache snoop testing on a cache system
|
US5530932A
(en)
*
|
1994-12-23 |
1996-06-25 |
Intel Corporation |
Cache coherent multiprocessing computer system with reduced power operating features
|
US5630094A
(en)
*
|
1995-01-20 |
1997-05-13 |
Intel Corporation |
Integrated bus bridge and memory controller that enables data streaming to a shared memory of a computer system using snoop ahead transactions
|
US5761722A
(en)
*
|
1995-01-30 |
1998-06-02 |
Sun Microsystems, Inc. |
Method and apparatus for solving the stale data problem occurring in data access performed with data caches
|
US5893921A
(en)
*
|
1995-02-10 |
1999-04-13 |
International Business Machines Corporation |
Method for maintaining memory coherency in a computer system having a cache utilizing snoop address injection during a read transaction by a dual memory bus controller
|
US5737748A
(en)
*
|
1995-03-15 |
1998-04-07 |
Texas Instruments Incorporated |
Microprocessor unit having a first level write-through cache memory and a smaller second-level write-back cache memory
|
US5761709A
(en)
*
|
1995-06-05 |
1998-06-02 |
Advanced Micro Devices, Inc. |
Write cache for servicing write requests within a predetermined address range
|
US5652859A
(en)
*
|
1995-08-17 |
1997-07-29 |
Institute For The Development Of Emerging Architectures, L.L.C. |
Method and apparatus for handling snoops in multiprocessor caches having internal buffer queues
|
US5794243A
(en)
*
|
1995-12-11 |
1998-08-11 |
International Business Machines Corporation |
Method and apparatus for executing a binary search in a data cache
|
US5778431A
(en)
*
|
1995-12-19 |
1998-07-07 |
Advanced Micro Devices, Inc. |
System and apparatus for partially flushing cache memory
|
US5875462A
(en)
*
|
1995-12-28 |
1999-02-23 |
Unisys Corporation |
Multi-processor data processing system with multiple second level caches mapable to all of addressable memory
|
JP3618442B2
(ja)
*
|
1996-02-08 |
2005-02-09 |
株式会社東芝 |
マイクロプロセッサのパワーエスティメータ装置
|
US5920891A
(en)
*
|
1996-05-20 |
1999-07-06 |
Advanced Micro Devices, Inc. |
Architecture and method for controlling a cache memory
|
US5875469A
(en)
*
|
1996-08-26 |
1999-02-23 |
International Business Machines Corporation |
Apparatus and method of snooping processors and look-aside caches
|
US5946710A
(en)
*
|
1996-11-14 |
1999-08-31 |
Unisys Corporation |
Selectable two-way, four-way double cache interleave scheme
|
US5960455A
(en)
*
|
1996-12-30 |
1999-09-28 |
Unisys Corporation |
Scalable cross bar type storage controller
|
US5875201A
(en)
*
|
1996-12-30 |
1999-02-23 |
Unisys Corporation |
Second level cache having instruction cache parity error control
|
US6122711A
(en)
|
1997-01-07 |
2000-09-19 |
Unisys Corporation |
Method of and apparatus for store-in second level cache flush
|
US5860093A
(en)
*
|
1997-01-21 |
1999-01-12 |
Unisys Corporation |
Reduced instruction processor/storage controller interface
|
US5960457A
(en)
*
|
1997-05-01 |
1999-09-28 |
Advanced Micro Devices, Inc. |
Cache coherency test system and methodology for testing cache operation in the presence of an external snoop
|
US5923898A
(en)
*
|
1997-05-14 |
1999-07-13 |
International Business Machines Corporation |
System for executing I/O request when an I/O request queue entry matches a snoop table entry or executing snoop when not matched
|
US6003106A
(en)
*
|
1998-05-27 |
1999-12-14 |
International Business Machines Corporation |
DMA cache control logic
|
US6094605A
(en)
*
|
1998-07-06 |
2000-07-25 |
Storage Technology Corporation |
Virtual automated cartridge system
|
WO2000051004A1
(en)
*
|
1999-02-22 |
2000-08-31 |
Infineon Technologies Ag |
Methods and apparatus for facilitating direct memory access
|
US6564305B1
(en)
*
|
2000-09-20 |
2003-05-13 |
Hewlett-Packard Development Company Lp |
Compressing memory management in a device
|
US6629211B2
(en)
|
2001-04-20 |
2003-09-30 |
International Business Machines Corporation |
Method and system for improving raid controller performance through adaptive write back/write through caching
|
EP1304620A1
(en)
*
|
2001-10-17 |
2003-04-23 |
Texas Instruments Incorporated |
Cache with selective write allocation
|
AU2002953500A0
(en)
*
|
2002-12-20 |
2003-01-09 |
Redbank Manor Pty Ltd |
A system and method of requesting, viewing and acting on search results in a time-saving manner
|
US7519775B2
(en)
*
|
2006-02-23 |
2009-04-14 |
Sun Microsystems, Inc. |
Enforcing memory-reference ordering requirements at the L2 cache level
|
US9047197B2
(en)
*
|
2007-10-23 |
2015-06-02 |
Oracle America, Inc. |
Non-coherent store instruction for fast inter-strand data communication for processors with write-through L1 caches
|
US8327121B2
(en)
*
|
2008-08-20 |
2012-12-04 |
Mips Technologies, Inc. |
Data cache receive flop bypass
|
US8392651B2
(en)
*
|
2008-08-20 |
2013-03-05 |
Mips Technologies, Inc. |
Data cache way prediction
|
US8935484B2
(en)
*
|
2011-03-31 |
2015-01-13 |
Hewlett-Packard Development Company, L.P. |
Write-absorbing buffer for non-volatile memory
|
TWI454922B
(zh)
*
|
2011-12-19 |
2014-10-01 |
Phison Electronics Corp |
記憶體儲存裝置及其記憶體控制器與資料寫入方法
|
CN103186470B
(zh)
*
|
2011-12-30 |
2016-04-20 |
群联电子股份有限公司 |
存储器储存装置及其存储器控制器与数据写入方法
|
KR20210066631A
(ko)
|
2019-11-28 |
2021-06-07 |
삼성전자주식회사 |
메모리에 데이터를 기입하기 위한 장치 및 방법
|