TW202226467A - Semiconductor packaging and method of manufacturing thereof - Google Patents

Semiconductor packaging and method of manufacturing thereof Download PDF

Info

Publication number
TW202226467A
TW202226467A TW109146641A TW109146641A TW202226467A TW 202226467 A TW202226467 A TW 202226467A TW 109146641 A TW109146641 A TW 109146641A TW 109146641 A TW109146641 A TW 109146641A TW 202226467 A TW202226467 A TW 202226467A
Authority
TW
Taiwan
Prior art keywords
substrate
pad
semiconductor package
package structure
thermoplastic layer
Prior art date
Application number
TW109146641A
Other languages
Chinese (zh)
Inventor
黃逸皓
鄭正宏
Original Assignee
力成科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 力成科技股份有限公司 filed Critical 力成科技股份有限公司
Priority to TW109146641A priority Critical patent/TW202226467A/en
Publication of TW202226467A publication Critical patent/TW202226467A/en

Links

Images

Abstract

A semiconductor packaging and a manufacturing method thereof are provided. The semiconductor packaging includes a first substrate, a second substrate, a first bonding pad, a second bonding pad, a conductive bump, and a photosensitive thermal plastic layer. The first substrate and the second substrate are disposed opposite to each other. The first bonding pad is disposed on the first substrate. The second bonding pad is disposed on the second substrate. The conductive bump is sandwiched between the first bonding pad and the second bonding pad. The photosensitive thermal plastic layer is disposed between the first substrate and the second substrate. The photosensitive thermal plastic layer surrounds the first bonding pad, the second bonding pad, and the conductive bump.

Description

半導體封裝結構及其製造方法Semiconductor package structure and manufacturing method thereof

本發明係關於一種半導體封裝結構及其製造方法,特別是一種利用光敏熱塑膠層來改善半導體封裝結構及其製造方法。The present invention relates to a semiconductor package structure and a manufacturing method thereof, in particular to an improved semiconductor package structure and a manufacturing method thereof using a photosensitive thermoplastic layer.

在一般晶圓對接的製程中,經常使用化學機械研磨的方式對銅柱進行研磨後再對接;但若是利用導電凸塊的晶圓對接,會先形成焊墊,接著將導電凸塊設置在焊墊上,最後將兩個晶圓透過導電凸塊加以進行對接,但這樣的方式會導致晶圓與晶圓之間或是導電凸塊與導電凸塊之間的間隙過大。另外,在半導體製程中使用化學機械研磨會導致生產成本提高。因此,需要一種半導體封裝結構及半導體封裝結構的製程來將克服目前所遇到的難題。In the general wafer docking process, chemical mechanical polishing is often used to grind the copper pillars before docking; however, if the wafers are docked with conductive bumps, solder pads will be formed first, and then the conductive bumps will be placed on the solder joints. Finally, the two wafers are connected to each other through the conductive bumps, but this method will cause the gap between the wafers and the wafers or between the conductive bumps and the conductive bumps to be too large. In addition, the use of chemical mechanical polishing in semiconductor manufacturing can lead to increased production costs. Therefore, there is a need for a semiconductor packaging structure and a manufacturing process of the semiconductor packaging structure to overcome the difficulties encountered at present.

本發明提供一種半導體封裝結構及其製造方法,以克服先前技術上所面臨之難題。The present invention provides a semiconductor package structure and a manufacturing method thereof to overcome the difficulties faced in the prior art.

為達上述目的,本發明提供的一種半導體封裝結構包括第一基板、第二基板、第一焊墊、第二焊墊、導電凸塊及光敏熱塑膠層。詳言之,第一基板與第二基板彼此相對設置;第一焊墊設置在第一基板上;第二焊墊設置在第二基板上;導電凸塊夾設在第一焊墊與第二焊墊之間;以及光敏熱塑膠層設置在第一基板與第二基板之間,且光敏熱塑膠層圍繞第一焊墊、第二焊墊及導電凸塊。To achieve the above objective, a semiconductor package structure provided by the present invention includes a first substrate, a second substrate, a first pad, a second pad, a conductive bump and a photosensitive thermoplastic layer. Specifically, the first substrate and the second substrate are arranged opposite to each other; the first pad is arranged on the first substrate; the second pad is arranged on the second substrate; the conductive bump is sandwiched between the first pad and the second substrate between the pads; and the photosensitive thermoplastic layer is disposed between the first substrate and the second substrate, and the photosensitive thermoplastic layer surrounds the first pad, the second pad and the conductive bump.

本發明還提供一種製造半導體封裝結構的方法,其包括:提供第一基板;形成第一焊墊在第一基板上;形成光敏熱塑膠層,其中光敏熱塑膠層覆蓋第一焊墊及第一基板;移除覆蓋在第一焊墊上的光敏熱塑膠層;提供導電凸塊,其中導電凸塊的第一端黏接第一焊墊;提供第二基板;形成第二焊墊在第一基板上;以及熱壓接合第一基板與第二基板,其中導電凸塊的第二端黏接第二焊墊。The present invention also provides a method for manufacturing a semiconductor package structure, which includes: providing a first substrate; forming a first pad on the first substrate; forming a photosensitive thermoplastic layer, wherein the photosensitive thermoplastic layer covers the first pad and the first pad a substrate; removing the photosensitive thermoplastic layer covering the first pad; providing a conductive bump, wherein the first end of the conductive bump is bonded to the first pad; providing a second substrate; forming a second pad on the first substrate and thermocompression bonding the first substrate and the second substrate, wherein the second end of the conductive bump is bonded to the second pad.

如第1圖所示,在本發明實施例中,一種半導體封裝結構100包括第一基板101、第二基板102、第一焊墊103、第二焊墊104、導電凸塊105及光敏熱塑膠層106。As shown in FIG. 1, in an embodiment of the present invention, a semiconductor package structure 100 includes a first substrate 101, a second substrate 102, a first pad 103, a second pad 104, a conductive bump 105, and a photosensitive thermoplastic layer 106.

詳言之,第一基板101與第二基板102彼此相對設置,第一焊墊103設置在第一基板101上,第二焊墊104設置在第二基板102上。另外,第一基板101和第二基板102還可以進一步設置保護層107,保護層107可以防止半導體封裝製程中保護基板不被刮傷。導電凸塊105的第一端黏結第一焊墊103,導電凸塊105的第二端黏結第二焊墊104,換句話說,導電凸塊105夾設在第一焊墊103與第二焊墊104之間。較佳地,導電凸塊105係為錫球,但不限於此。在半導體封裝結構100中還設置光敏熱塑膠層106在第一基板101與第二基板102之間,且光敏熱塑膠層106還圍繞第一焊墊103、第二焊墊104及導電凸塊105。較佳地,光敏熱塑膠層106包括非導電聚合物,進一步地,非導電聚合物包括熱塑性樹脂。在另一實施例中,熱塑性樹脂包括非極性樹脂及弱極性樹脂,而非極性樹脂具有優異絕緣性能。較佳地,非極性樹脂係選自由聚乙烯、聚丁二烯及聚四氟乙烯所組成之群組。Specifically, the first substrate 101 and the second substrate 102 are disposed opposite to each other, the first pads 103 are disposed on the first substrate 101 , and the second pads 104 are disposed on the second substrate 102 . In addition, the first substrate 101 and the second substrate 102 may further be provided with a protective layer 107, and the protective layer 107 can prevent the protective substrate from being scratched during the semiconductor packaging process. The first end of the conductive bump 105 is bonded to the first bonding pad 103, and the second end of the conductive bump 105 is bonded to the second bonding pad 104. In other words, the conductive bump 105 is sandwiched between the first bonding pad 103 and the second bonding pad 104. between pads 104 . Preferably, the conductive bumps 105 are solder balls, but not limited thereto. In the semiconductor package structure 100 , a photosensitive thermoplastic layer 106 is further disposed between the first substrate 101 and the second substrate 102 , and the photosensitive thermoplastic layer 106 also surrounds the first pads 103 , the second pads 104 and the conductive bumps 105 . Preferably, the photosensitive thermoplastic layer 106 includes a non-conductive polymer, further, the non-conductive polymer includes a thermoplastic resin. In another embodiment, the thermoplastic resin includes a non-polar resin and a weakly polar resin, and the non-polar resin has excellent insulating properties. Preferably, the non-polar resin is selected from the group consisting of polyethylene, polybutadiene and polytetrafluoroethylene.

一般而言,在先前技術中,半導體封裝結構中的彼此相鄰的導電凸塊的中心點距離大約30微米至40微米之間。相較於先前技術,在本發明實施例的半導體封裝結構能進一步微小化,也就是在半導體封裝結構通過光敏熱塑膠層使得半導體封裝結構中的彼此相鄰的導電凸塊的中心點距離縮小至大約1微米至2微米之間,且在半導體封裝的製程中,光敏熱塑膠層不會因為溫度而產生溢散現象,還能防止電性不良的現象產生。Generally speaking, in the prior art, the distance between the center points of the conductive bumps adjacent to each other in the semiconductor package structure is about 30 micrometers to 40 micrometers. Compared with the prior art, the semiconductor package structure of the embodiment of the present invention can be further miniaturized, that is, the distance between the center points of the conductive bumps adjacent to each other in the semiconductor package structure is reduced to Between about 1 micron and 2 microns, and in the process of semiconductor packaging, the photosensitive thermoplastic layer will not be spilled due to temperature, and it can also prevent the occurrence of poor electrical properties.

在本發明另一實施例中,一種製造半導體封裝結構的方法包括:提供第一基板;形成第一焊墊在第一基板上;形成光敏熱塑膠層,其中光敏熱塑膠層覆蓋第一焊墊及第一基板;移除覆蓋在第一焊墊上的光敏熱塑膠層;提供導電凸塊,其中導電凸塊的第一端黏接第一焊墊;提供第二基板;形成第二焊墊在第一基板上;以及熱壓接合第一基板與第二基板,其中導電凸塊的第二端黏接第二焊墊。為了使本發明所屬技術領域具有通常知識者可以清楚知悉半導體封裝結構的製程,以下進一步描述製造半導體封裝結構的方法。In another embodiment of the present invention, a method of manufacturing a semiconductor package structure includes: providing a first substrate; forming a first bonding pad on the first substrate; forming a photosensitive thermoplastic layer, wherein the photosensitive thermoplastic layer covers the first bonding pad and a first substrate; remove the photosensitive thermoplastic layer covering the first pad; provide a conductive bump, wherein the first end of the conductive bump is bonded to the first pad; provide a second substrate; on the first substrate; and thermocompression bonding the first substrate and the second substrate, wherein the second end of the conductive bump is bonded to the second pad. In order that those skilled in the art to which the present invention pertains can clearly understand the manufacturing process of the semiconductor package structure, the method for manufacturing the semiconductor package structure is further described below.

如第2圖所示,首先提供第一基板101,並形成保護層107在第一基板101上,接形成第一焊墊103在第一基板101上。As shown in FIG. 2 , a first substrate 101 is first provided, a protective layer 107 is formed on the first substrate 101 , and then a first pad 103 is formed on the first substrate 101 .

如第3圖所示,塗布光敏熱塑膠層106,光敏熱塑膠層106覆蓋第一焊墊103、保護層107及第一基板101。較佳地,光敏熱塑膠層106包括非導電聚合物,進一步地,非導電聚合物包括熱塑性樹脂。在另一實施例中,熱塑性樹脂包括非極性樹脂及弱極性樹脂,而非極性樹脂具有優異絕緣性能。較佳地,非極性樹脂係選自由聚乙烯、聚丁二烯及聚四氟乙烯所組成之群組。As shown in FIG. 3 , a photosensitive thermoplastic layer 106 is coated, and the photosensitive thermoplastic layer 106 covers the first pad 103 , the protective layer 107 and the first substrate 101 . Preferably, the photosensitive thermoplastic layer 106 includes a non-conductive polymer, further, the non-conductive polymer includes a thermoplastic resin. In another embodiment, the thermoplastic resin includes a non-polar resin and a weakly polar resin, and the non-polar resin has excellent insulating properties. Preferably, the non-polar resin is selected from the group consisting of polyethylene, polybutadiene and polytetrafluoroethylene.

如第4圖所示,利用微影蝕刻方式移除覆蓋在第一焊墊103上的光敏熱塑膠層106,形成深度大約10微米至20微米的凹槽。換句話說,第一焊墊103的頂層與周圍未被移除的敏熱塑膠層106的頂層距離約10微米至20微米,亦即,未被移除的光敏熱塑膠層的高度大於第一焊墊的高度。As shown in FIG. 4 , the photosensitive thermoplastic layer 106 covering the first bonding pad 103 is removed by lithography etching to form a groove with a depth of about 10 μm to 20 μm. In other words, the distance between the top layer of the first bonding pad 103 and the top layer of the surrounding unremoved thermosensitive plastic layer 106 is about 10 to 20 μm, that is, the height of the unremoved photosensitive thermoplastic layer is greater than that of the first The height of the pads.

如第5圖所示,提供導電凸塊105,使得導電凸塊105的第一端黏接第一焊墊103,其中導電凸塊105係為合金凸塊,導電凸塊105的高度約30微米至40微米。接著,另外提供第二基板102,並形成第二焊墊104在該第一基板101上,最後在溫度範圍300˚C至400˚C之間,熱壓接合第一基板101與第二基板102,使得導電凸塊105的第二端黏接第二焊墊104,以形成半導體封裝結構。在另一實施例中,當導電凸塊105係為錫球時,可以在溫度範圍200˚C至300˚C之間進行熱壓接合第一基板101與第二基板102,並形成半導體封裝結構,然而本發明所屬技術領域中具有通常知識者可依實際情況調整熱壓接合的操作溫度。值得一提的是,導體封裝結構通過光敏熱塑膠層使得半導體封裝結構中的彼此相鄰的導電凸塊的中心點距離縮小至大約1微米至2微米之間。另外,在半導體封裝的製程中,光敏熱塑膠層不會因為溫度而產生溢散現象,還能防止電性不良的現象產生。另外,如要形成多層的半導體封裝結構,則持續重複上述步驟,故不再贅述。As shown in FIG. 5, a conductive bump 105 is provided, so that the first end of the conductive bump 105 is bonded to the first pad 103, wherein the conductive bump 105 is an alloy bump, and the height of the conductive bump 105 is about 30 microns to 40 microns. Next, a second substrate 102 is additionally provided, and a second pad 104 is formed on the first substrate 101, and finally, the first substrate 101 and the second substrate 102 are bonded by thermocompression in a temperature range of 300°C to 400°C. , so that the second ends of the conductive bumps 105 are bonded to the second pads 104 to form a semiconductor package structure. In another embodiment, when the conductive bumps 105 are solder balls, the first substrate 101 and the second substrate 102 can be bonded by thermocompression in a temperature range of 200°C to 300°C to form a semiconductor package structure However, those with ordinary knowledge in the technical field of the present invention can adjust the operating temperature of the thermocompression bonding according to the actual situation. It is worth mentioning that the distance between the center points of the conductive bumps adjacent to each other in the semiconductor package structure is reduced to about 1 micrometer to 2 micrometers through the photosensitive thermoplastic layer. In addition, in the process of semiconductor packaging, the photosensitive thermoplastic layer will not be spilled due to temperature, and can also prevent the occurrence of poor electrical properties. In addition, if a multilayer semiconductor package structure is to be formed, the above-mentioned steps are continuously repeated, so the details are omitted.

以上所述僅為本發明之較佳實施例,其餘之均等變化與修飾皆屬於本發明涵蓋之範圍。The above descriptions are only preferred embodiments of the present invention, and all other equivalent changes and modifications belong to the scope of the present invention.

100:半導體封裝結構 101:第一基板 102:第二基板 103:第一焊墊 104:第二焊墊 105:導電凸塊 106:光敏熱塑膠層 107:保護層 100: Semiconductor packaging structure 101: The first substrate 102: Second substrate 103: First pad 104: Second pad 105: Conductive bumps 106: Photosensitive thermoplastic layer 107: Protective layer

第1圖係為本發明實施例的半導體封裝結構示意圖。 第2圖至第5圖係為本發明另一實施例的製造半導體封裝結構的方法流程示意圖。 FIG. 1 is a schematic diagram of a semiconductor package structure according to an embodiment of the present invention. 2 to 5 are schematic flowcharts of a method for manufacturing a semiconductor package structure according to another embodiment of the present invention.

100:半導體封裝結構 100: Semiconductor packaging structure

101:第一基板 101: The first substrate

102:第二基板 102: Second substrate

103:第一焊墊 103: First pad

104:第二焊墊 104: Second pad

105:導電凸塊 105: Conductive bumps

106:光敏熱塑膠層 106: Photosensitive thermoplastic layer

107:保護層 107: Protective layer

Claims (10)

一種半導體封裝結構,包括: 第一基板; 第二基板,其中該第一基板與該第二基板彼此相對設置; 第一焊墊,設置在該第一基板上; 第二焊墊,設置在第二基板上並且與該第一焊墊對應; 導電凸塊,夾設在該第一焊墊與該第二焊墊之間;以及 光敏熱塑膠層,設置在該第一基板與該第二基板之間,其中該光敏熱塑膠層包圍該第一焊墊、該第二焊墊及該導電凸塊。 A semiconductor packaging structure, comprising: a first substrate; a second substrate, wherein the first substrate and the second substrate are disposed opposite to each other; a first pad, disposed on the first substrate; a second pad, disposed on the second substrate and corresponding to the first pad; a conductive bump sandwiched between the first pad and the second pad; and The photosensitive thermoplastic layer is disposed between the first substrate and the second substrate, wherein the photosensitive thermoplastic layer surrounds the first bonding pad, the second bonding pad and the conductive bump. 如申請專利範圍第1項所述之半導體封裝結構,其中,該半導體封裝結構進一步包括保護層,該保護層設置在該第一基板與該第二基板彼此相對的表面上。The semiconductor package structure of claim 1, wherein the semiconductor package structure further comprises a protective layer, and the protective layer is disposed on the surfaces of the first substrate and the second substrate facing each other. 如申請專利範圍第1項所述之半導體封裝結構,其中,該光敏熱塑膠層包括非導電聚合物。The semiconductor package structure of claim 1, wherein the photosensitive thermoplastic layer comprises a non-conductive polymer. 如申請專利範圍第3項所述之半導體封裝結構,其中,該非導電聚合物包括熱塑性樹脂。The semiconductor package structure of claim 3, wherein the non-conductive polymer comprises thermoplastic resin. 如申請專利範圍第1項所述之半導體封裝結構,其中,該導電凸塊彼此之間的距離介於1微米至2微米之間。The semiconductor package structure of claim 1, wherein the distance between the conductive bumps is between 1 micrometer and 2 micrometers. 一種製作半導體封裝結構的方法,包括: 提供第一基板; 形成第一焊墊在該第一基板上; 形成光敏熱塑膠層,其中該光敏熱塑膠層覆蓋該第一焊墊及該第一基板; 移除覆蓋在該第一焊墊上的該光敏熱塑膠層,其中未被移除的該光敏熱塑膠層的高度大於該第一焊墊的高度; 提供導電凸塊,其中該導電凸塊的第一端黏接該第一焊墊; 提供第二基板; 形成第二焊墊在該第一基板上;以及 熱壓接合該第一基板與該第二基板,其中該導電凸塊的第二端黏接該第二焊墊。 A method of fabricating a semiconductor package structure, comprising: providing a first substrate; forming a first pad on the first substrate; forming a photosensitive thermoplastic layer, wherein the photosensitive thermoplastic layer covers the first pad and the first substrate; removing the photosensitive thermoplastic layer covering the first bonding pad, wherein the height of the photosensitive thermoplastic layer not removed is greater than the height of the first bonding pad; providing a conductive bump, wherein a first end of the conductive bump is bonded to the first pad; providing a second substrate; forming a second pad on the first substrate; and The first substrate and the second substrate are bonded by thermocompression, wherein the second end of the conductive bump is bonded to the second pad. 如申請專利範圍第6項所述之製作半導體封裝結構的方法,其中,進一步包括形成保護層在該第一基板與該第二基板彼此相對的表面上。The method for fabricating a semiconductor package structure as described in claim 6, further comprising forming a protective layer on the surfaces of the first substrate and the second substrate facing each other. 如申請專利範圍第6項所述之製作半導體封裝結構的方法,其中該光敏熱塑膠層圍繞該第一焊墊、該第二焊墊及該導電凸塊The method for fabricating a semiconductor package structure as described in claim 6, wherein the photosensitive thermoplastic layer surrounds the first pad, the second pad and the conductive bump 如申請專利範圍第6項所述之製作半導體封裝結構的方法,其中,該光敏熱塑膠層包括非導電聚合物。The method for fabricating a semiconductor package structure as described in claim 6, wherein the photosensitive thermoplastic layer comprises a non-conductive polymer. 如申請專利範圍第6項所述之製作半導體封裝結構的方法,其中,該熱壓接合該第一基板與該第二基板係在溫度範圍300˚C至400˚C之間進行。The method for fabricating a semiconductor package structure as described in claim 6, wherein the thermocompression bonding of the first substrate and the second substrate is performed in a temperature range of 300°C to 400°C.
TW109146641A 2020-12-29 2020-12-29 Semiconductor packaging and method of manufacturing thereof TW202226467A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW109146641A TW202226467A (en) 2020-12-29 2020-12-29 Semiconductor packaging and method of manufacturing thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW109146641A TW202226467A (en) 2020-12-29 2020-12-29 Semiconductor packaging and method of manufacturing thereof

Publications (1)

Publication Number Publication Date
TW202226467A true TW202226467A (en) 2022-07-01

Family

ID=83437040

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109146641A TW202226467A (en) 2020-12-29 2020-12-29 Semiconductor packaging and method of manufacturing thereof

Country Status (1)

Country Link
TW (1) TW202226467A (en)

Similar Documents

Publication Publication Date Title
TWI739025B (en) Hybrid bonded structure and fabrication method thereof
US7382049B2 (en) Chip package and bump connecting structure thereof
CN109994389B (en) Semiconductor package structure and manufacturing method thereof
TWI496259B (en) Flip chip package assembly and process for making same
US9806038B2 (en) Reinforcement structure and method for controlling warpage of chip mounted on substrate
TWI446501B (en) Carrier board, semiconductor package and method of forming same
KR20150099736A (en) Back-to-back stacked integrated circuit assembly and method of making
US10008466B2 (en) Semiconductor device and manufacturing method thereof
JP2012069585A (en) Semiconductor device and manufacturing method therefor
US10522438B2 (en) Package structure having under ball release layer and manufacturing method thereof
TWI550737B (en) Chip package and method thereof
JP2010199148A (en) Semiconductor sensor device and method of manufacturing thereof, package and method of manufacturing thereof, module and method of manufacturing thereof, and electronic device
TWI594382B (en) Electronic package and method of manufacture
US20200258802A1 (en) Method for manufacturing electronic package
TW201401458A (en) Semiconductor package and method of forming the same
JP2021197430A (en) Method for manufacturing semiconductor device
TWI502691B (en) Conductive structure and method for forming the same
US10629558B2 (en) Electronic device
TW201709450A (en) Integrated circuit packaging system with interposer support structure mechanism and method of manufacture thereof
TWI529906B (en) Manufacturing method of semiconductor package
TW201403774A (en) Semiconductor package and fabrication method thereof
TW202226467A (en) Semiconductor packaging and method of manufacturing thereof
TW201606948A (en) Chip package and method thereof
US9287189B2 (en) Flexible routing for chip on board applications
US20220384208A1 (en) Manufacturing method for manufacturing a package structure