TW202015320A - Method for solving surge at output end of dc-dc step-down converter - Google Patents
Method for solving surge at output end of dc-dc step-down converter Download PDFInfo
- Publication number
- TW202015320A TW202015320A TW107135625A TW107135625A TW202015320A TW 202015320 A TW202015320 A TW 202015320A TW 107135625 A TW107135625 A TW 107135625A TW 107135625 A TW107135625 A TW 107135625A TW 202015320 A TW202015320 A TW 202015320A
- Authority
- TW
- Taiwan
- Prior art keywords
- switch
- voltage
- conducting state
- load
- output
- Prior art date
Links
Images
Landscapes
- Dc-Dc Converters (AREA)
Abstract
Description
本發明為一種直流-直流降壓轉換器,尤指能提供更寬廣的降壓範圍的直流-直流降壓轉換器。The invention is a DC-DC step-down converter, especially a DC-DC step-down converter that can provide a wider step-down range.
在電路系統設計上,常會需要直流-直流降壓轉換器將電壓值較大的直流主電源經由降壓轉換成較低的電壓值供給電路上其他的元件使用,例如電腦主機板的直流主電源經降壓轉換成低直流電壓,供給中央處理器(CPU)、動態隨機存取存儲器(DRAM)等使用。In circuit system design, a DC-DC buck converter is often required to convert the DC main power supply with a larger voltage value to a lower voltage value for other components on the circuit, such as the DC main power supply of the computer motherboard. After being stepped down, it is converted into a low DC voltage, which is used by the central processing unit (CPU) and dynamic random access memory (DRAM).
參閱第一圖,為傳統的直流-直流降壓轉換器,接收一輸入電壓並轉換成一輸出電壓提供給一負載,該直流-直流降壓轉換器包含一切換開關、一二極體、一電感,及一輸出電容,當該切換開關為導通時,該輸入電壓的能量被傳送給該電感、該電容及該負載且儲存至該電感,當該切換開關為不導通時,該電感釋放儲存的能量且提供該輸出電壓給該輸出電容及該負載,該輸出電壓與該輸入電壓的電壓增益比為D,其中,D為該切換開關的一責任週期。Referring to the first figure, it is a traditional DC-DC buck converter that receives an input voltage and converts it into an output voltage for a load. The DC-DC buck converter includes a switch, a diode, and an inductor , And an output capacitor, when the switch is on, the energy of the input voltage is transferred to the inductor, the capacitor and the load and stored in the inductor, when the switch is off, the inductor releases the stored Energy and provide the output voltage to the output capacitor and the load. The voltage gain ratio of the output voltage to the input voltage is D, where D is a duty cycle of the switch.
然而,傳統的直流-直流降壓轉換器的電壓增益比偏高,可操作的降壓範圍有限。However, the voltage gain ratio of the conventional DC-DC buck converter is relatively high, and the operable buck range is limited.
因此,本發明之目的,即在提供一種提供更寬廣的降壓範圍的直流-直流降壓轉換器。Therefore, the object of the present invention is to provide a DC-DC step-down converter that provides a wider step-down range.
於是,本發明直流-直流降壓轉換器接收一輸入電壓,並將該輸入電壓轉換成一輸出電壓給一負載,且包含一第一切換開關、一第二切換開關、一儲存電容、一第一二極體、一第二二極體、一儲存電感,及一輸出電容。Therefore, the DC-DC buck converter of the present invention receives an input voltage and converts the input voltage into an output voltage to a load, and includes a first switch, a second switch, a storage capacitor, and a first The diode, a second diode, a storage inductor, and an output capacitor.
該第一切換開關具有接收該輸入電壓的正極的一第一端,及一第二端,且該第一切換開關受控制以切換於導通狀態和不導通狀態之間。該第二切換開關具有電連接該第一切換開關的第二端的一第一端,及一第二端,且該第二切換開關受控制以切換於導通狀態和不導通狀態之間。The first switch has a first terminal that receives the positive pole of the input voltage, and a second terminal, and the first switch is controlled to switch between a conducting state and a non-conducting state. The second switch has a first end electrically connected to the second end of the first switch, and a second end, and the second switch is controlled to switch between a conducting state and a non-conducting state.
該儲存電容具有電連接該第一切換開關的第二端的一第一端,及一第二端。The storage capacitor has a first terminal electrically connected to the second terminal of the first switch, and a second terminal.
該第一二極體具有電連接該儲存電容的第二端的一陽極,及電連接該第二切換開關的第二端的一陰極。該第二二極體具有接收該輸入電壓的負極的一陽極,及電連接該第一二極體的陽極的一陰極。The first diode has an anode electrically connected to the second end of the storage capacitor, and a cathode electrically connected to the second end of the second switch. The second diode has an anode that receives the negative electrode of the input voltage, and a cathode that is electrically connected to the anode of the first diode.
該儲存電感具有電連接該第一二極體的陰極的一第一端,及一第二端。該輸出電容具有電連接該儲存電感的第二端的一第一端,及電連接該第二二極體的陽極的一第二端,且該輸出電容與該負載並聯。The storage inductor has a first end electrically connected to the cathode of the first diode, and a second end. The output capacitor has a first end electrically connected to the second end of the storage inductor, and a second end electrically connected to the anode of the second diode, and the output capacitor is connected in parallel with the load.
進一步,當該第一切換開關為導通狀態、該第二切換開關為不導通狀態時,該輸入電壓的能量被傳送且儲存至該儲存電容、該儲存電感,及該輸出電容,使該負載及該儲存電容的跨壓為該輸出電壓,當該第一切換開關、該第二切換開關為不導通狀態時,該儲存電感釋放儲存的能量,且提供該輸出電壓給該輸出電容及該負載,當該第一切換開關為不導通狀態、該第二切換開關為導通狀態時,該儲存電容釋放儲存的能量傳送給該儲存電感及該負載,該輸出電容根據該負載的跨壓以是否釋放儲存的能量傳送給該負載,使該負載的跨壓為該輸出電壓。Further, when the first changeover switch is in the on state and the second changeover switch is in the off state, the energy of the input voltage is transmitted and stored to the storage capacitor, the storage inductor, and the output capacitor, so that the load and The voltage across the storage capacitor is the output voltage. When the first switch and the second switch are in a non-conducting state, the storage inductor releases the stored energy and provides the output voltage to the output capacitor and the load. When the first switch is in a non-conducting state and the second switch is in a conducting state, the storage capacitor releases stored energy and transmits it to the storage inductor and the load, and the output capacitor releases storage according to the voltage across the load The energy is transferred to the load, so that the load across voltage is the output voltage.
進一步,該輸出電壓與該輸入電壓的電壓增益比為D/2,其中,D為該第一切換開關及該第二切換開關切換於導通狀態和不導通狀態之間的一責任週期,且D介於0至1之間。Further, the voltage gain ratio of the output voltage to the input voltage is D/2, where D is a duty cycle between the first switch and the second switch switched between the conducting state and the non-conducting state, and D Between 0 and 1.
進一步,該直流-直流降壓轉換器還包含輸出一第一脈波調變信號及一第二脈波調變信號的一控制單元,該第一切換開關接收該第一脈波調變信號且受該第一脈波調變信號控制以切換於導通狀態和不導通狀態之間,該第二切換開關接收該第二脈波調變信號且受該第二脈波調變信號控制以切換於導通狀態和不導通狀態之間。Further, the DC-DC buck converter further includes a control unit that outputs a first pulse modulation signal and a second pulse modulation signal, the first switch receives the first pulse modulation signal and Controlled by the first pulse wave modulation signal to switch between a conducting state and a non-conducting state, the second switching switch receives the second pulse wave modulation signal and is controlled by the second pulse wave modulation signal to switch to Between the conducting state and the non-conducting state.
進一步,該第一切換開關及該第二切換開關分別為二N型金屬氧化物半導體場效電晶體。Further, the first switch and the second switch are two N-type metal oxide semiconductor field effect transistors, respectively.
根據上述技術特徵可達成以下功效:According to the above technical features, the following effects can be achieved:
1. 藉由該第一切換開關、該第二切換開關的切換,配合該第一二極體及該第二二極體是否導通,使該輸入電壓的能量被傳送且儲存至該儲存電容、該儲存電感、該輸出電容,該儲存電容、或該儲存電感來釋放儲存的能量給該負載,而使本發明直流-直流降壓轉換器在降壓時具有較低的電壓增益,而能操作更廣的降壓範圍。1. By the switching of the first switch and the second switch, in coordination with whether the first diode and the second diode are conducting, the energy of the input voltage is transmitted and stored in the storage capacitor, The storage inductor, the output capacitor, the storage capacitor, or the storage inductor release the stored energy to the load, so that the DC-DC buck converter of the present invention has a lower voltage gain when stepping down and can operate Wider buck range.
2.藉由該輸出電容儲存或釋放能量,使該負載接收的該輸出電壓更穩定。2. By storing or releasing energy from the output capacitor, the output voltage received by the load is more stable.
綜合上述技術特徵,本發明直流-直流降壓轉換器的主要功效將可於下述實施例清楚呈現。Based on the above technical features, the main functions of the DC-DC buck converter of the present invention will be clearly shown in the following embodiments.
參閱第二圖,本發明直流-直流降壓轉換器的一實施例適用於接收一輸入單元1輸出的一輸入電壓Vin
,並將該輸入電壓Vin
轉換成一輸出電壓Vo
給一負載R,該輸入電壓Vin
為一直流電壓,該輸出電壓Vo
亦為一直流電壓,該直流-直流降壓轉換器包含一第一切換開關S1
、一第二切換開關S2
、一儲存電容C1
、一第一二極體D1
、一第二二極體D2
、一儲存電感L、一輸出電容Co
,及一控制單元2。See FIG. Second, the present invention is a DC - DC buck converter is adapted to receive a one case input-
該第一切換開關S1 為一N型金屬氧化物半導體場效電晶體,且具有接收該輸入電壓Vin 的正極的一第一端,及一第二端,並受控制以切換於導通狀態和不導通狀態之間,其中,該第一切換開關S1 的第一端為一汲極、該第二端為一源極。該第二切換開關S2 亦為一N型金屬氧化物半導體場效電晶體,且具有電連接該第一切換開關S1 的第二端的一第一端,及一第二端,並受控制以切換於導通狀態和不導通狀態之間,其中,該第二切換開關S2 的第一端為一汲極,該第二端為一源極。The first switch S 1 is an N-type metal oxide semiconductor field effect transistor, and has a first terminal that receives the positive electrode of the input voltage V in and a second terminal, and is controlled to switch to the on state and between the non-conducting state, wherein the first end of the first switch S 1 is a drain, the second terminal is a source. The second switch S 2 is also an N-type metal oxide semiconductor field effect transistor, and has a first end electrically connected to the second end of the first switch S 1 and a second end, and is controlled to switch to a conducting state and a nonconducting state between, wherein the first end of the second switch S 2 is a drain, the second terminal is a source.
該儲存電容C1 具有電連接該第一切換開關S1 的第二端的一第一端,及一第二端。The storage capacitor C 1 has a first terminal electrically connected to the second terminal of the first switch S 1 and a second terminal.
該第一二極體D1 具有電連接該儲存電容C1 的第二端的一陽極,及電連接該第二切換開關S2 的第二端的一陰極。該第二二極體D2 具有接收該輸入電壓Vin 的負極的一陽極,及電連接該第一二極體D1 的陽極的一陰極。The first diode D 1 has an anode electrically connected to the second end of the storage capacitor C 1 , and a cathode electrically connected to the second end of the second switch S 2 . The second diode D 2 has an anode receiving the negative voltage of the input voltage V in and a cathode electrically connected to the anode of the first diode D 1 .
該儲存電感L具有電連接該第一二極體D1 的陰極的一第一端,及一第二端。The storage inductor L has a first end electrically connected to the cathode of the first diode D 1 and a second end.
該輸出電容Co 具有電連接該儲存電感L的第二端的一第一端,及電連接該第二二極體D2 的陽極的一第二端。該負載R電連接該輸出電容Co 的第一端及第二端,以接收該輸出電壓Vo 。The output capacitor C o has a first end electrically connected to the second end of the storage inductor L, and a second end electrically connected to the anode of the second diode D 2 . The load R is electrically connected to the first end and the second end of the output capacitor C o to receive the output voltage V o .
該控制單元2輸出一第一脈波調變信號及一第二脈波調變信號。該第一切換開關S1
接收該第一脈波調變信號且受該第一脈波調變信號控制以切換於導通狀態和不導通狀態之間。該第二切換開關S2
接收該第二脈波調變信號且受該第二脈波調變信號控制以切換於導通狀態和不導通狀態之間。以下將以四階段進一步說明該第一切換開關S1
及該第二切換開關S2
的切換時序圖。The
參閱第三圖,為本實施例的操作時序圖,其中,參數vGS1 代表控制該第一切換開關S1 是否導通的該第一脈波調變信號的電壓,也是該第一切換開關S1 的閘-源極信號,參數vGS2 代表控制該第二切換開關S2 是否導通的該第二脈波調變信號的電壓,也是該第二切換開關S2 的閘-源極信號,參數iL 代表流過該儲存電感L的電流,參數iS1 、iS2 分別代表流過該第一切換開關S1 、該第二切換開關S2 的電流,參數iD1 、iD2 分別代表流過該第一二極體D1 、該第二二極體D2 的電流,參數TS 代表該第一脈波調變信號或該第二脈波調變信號的週期時間,參數D為該第一切換開關S1 及該第二切換開關S2 切換於導通狀態和不導通狀態之間的一責任週期,且D介於0至1之間。See FIG. Third, the operation timing chart of the present embodiment, wherein the parameter representative of a control voltage V GS1 of the first pulse modulation signal to the first switch if the switch S 1 is turned on, but also the first switch S 1 is switched Gate-source signal, parameter v GS2 represents the voltage of the second pulse modulation signal that controls whether the second switch S 2 is turned on, and is also the gate-source signal of the second switch S 2 , parameter i L represents the current flowing through the storage inductor L, the parameters i S1 and i S2 respectively represent the current flowing through the first switch S 1 and the second switch S 2 , and the parameters i D1 and i D2 represent the current flowing through the The current of the first diode D 1 and the second diode D 2 , the parameter T S represents the cycle time of the first pulse modulation signal or the second pulse modulation signal, and the parameter D is the first The switch S 1 and the second switch S 2 switch between a conductive state and a non-conductive state, and D is between 0 and 1.
參閱第四圖至第六圖,為本實施例操作於四階段的電路圖,其中,導通或有作用的元件以實線表示,不導通或無作用的元件以虛線表示。Referring to the fourth to sixth figures, it is a circuit diagram of the four-stage operation of this embodiment, in which the conducting or active components are indicated by solid lines, and the non-conducting or non-functional elements are indicated by broken lines.
第一階段(時間:t0 -t1 ):The first stage (time: t 0 -t 1 ):
參閱第三圖及第四圖,其中,該第一切換開關S1 的閘-源極信號vGS1 大於零且該第一切換開關S1 為導通狀態,該第二切換開關S2 的閘-源極信號vGS2 等於零且該第二切換開關S2 為不導通狀態,該第二二極體D2 為不導通。See FIG third and fourth diagram, wherein the first switch S 1 of the gate - source signal v GS1 is greater than zero and the first switch S 1 is turned on state, the gate of the second switch S 2 - The source signal v GS2 is equal to zero and the second switch S 2 is in a non-conducting state, and the second diode D 2 is in a non-conducting state.
第一階段的電流路徑如第四圖的箭頭所示。該輸入單元1輸出能量經由該第一切換開關S1
傳送給該儲存電容C1
,接著通過該第一二極體D1
傳送給該儲存電感L、該輸出電容Co,及該負載R,而該儲存電容C1
、該儲存電感L,及該輸出電容Co
儲存能量,並該儲存電容C1
的跨壓表示為Vc1
,該輸出電容Co
及該負載R的跨壓為該輸出電壓Vo
,則該儲存電感L的跨壓vL
等於Vin
-Vc1
-Vo
,且流過該儲存電感L的電流iL
呈線性增加,則流過該第一切換開關S1
的電流iS1
、流過該第一二極體D1
的電流iD1
也呈線性增加,當時間為t1
,該第一切換開關S1
受控制切換為不導通狀態時,第一階段結束。The current path in the first stage is shown by the arrow in the fourth diagram. The output energy of the
第二階段(時間:t1 -t2 ):The second stage (time: t 1 -t 2 ):
參閱第三圖及第五圖,其中,該第一切換開關S1 的閘-源極信號vGS1 、該第二切換開關S2 的閘-源極信號vGS2 等於零,該第一切換開關S1 、第二切換開關S2 皆為不導通狀態,且流經該第一切換開關S1 、該第二切換開關S2 的電流iS1 、iS2 為零,該儲存電容C1 無作用。See FIG third and fifth FIG, wherein the first switch S 1 of the gate - source signal v GS1, the second switch S 2 of the gate - source signal v GS2 is equal to zero, the first switch S 1. The second switch S 2 is in a non-conductive state, and the currents i S1 and i S2 flowing through the first switch S 1 and the second switch S 2 are zero, and the storage capacitor C 1 has no effect.
第二階段的電流路徑如第五圖的箭頭所示。該儲存電感L釋放儲存的能量給該輸出電容Co 及該負載R,使該輸出電容Co 及該負載R的跨壓皆為該輸出電壓Vo ,此時,該儲存電感L的跨壓vL 等於-Vo,因該儲存電感L做能量釋放,因此,流過該儲存電感L的電流iL 呈線性減少,使流過該第一二極體D1 ,及該第二二極體D2 的電流iD1 、iD2 也呈線性減少。當時間為t2 ,該第二切換開關S2 受控制切換為導通狀態時,第二階段結束。The current path in the second stage is shown by the arrow in the fifth diagram. The storage inductor L releases the stored energy to the output capacitor C o and the load R, so that the output voltage C o and the load R are both the output voltage V o , at this time, the storage inductor L v L is equal to -Vo, because the storage inductor L releases energy, therefore, the current i L flowing through the storage inductor L decreases linearly, so that the first diode D 1 and the second diode The currents i D1 and i D2 of D 2 also decrease linearly. When the time is t 2 and the second switch S 2 is controlled to be turned on, the second phase ends.
第三階段(時間:t2 -t3 ):The third stage (time: t 2 -t 3 ):
參閱第三圖及第六圖,其中,該第一切換開關S1 的閘-源極信號vGS1 等於零且為不導通狀態,該第二切換開關S2 的閘-源極信號vGS2 大於零且為導通狀態,該第一二極體D1 為不導通。Referring to the third and sixth figures, wherein the gate-source signal v GS1 of the first switch S 1 is equal to zero and is non-conductive, and the gate-source signal v GS2 of the second switch S 2 is greater than zero In the conductive state, the first diode D 1 is not conductive.
第三階段的電流路徑如第六圖的箭頭所示。該儲存電容C1 釋放儲存的能量經過該第二切換開關S2 給該儲存電感L,及該負載R,該輸出電容Co 的跨壓為該輸出電壓Vo ,並該輸出電容Co 根據該負載R的跨壓以是否釋放儲存的能量傳送給該負載R,使該負載R的跨壓為該輸出電壓Vo ,例如,當該負載R的跨壓因接收該儲存電容C1 的能量增加但還未達到該輸出電壓Vo 時,該輸出電容Co 也釋放儲存的能量傳送給該負載R,使該負載R的跨壓為該輸出電壓Vo ,因此,該輸出電容Co 使該負載R的跨壓穩定的等於該輸出電壓Vo 。該儲存電感L的跨壓vL 等於Vc1 -Vo ,且流過該儲存電感L的電流iL 呈線性增加,則流過該第二切換開關S2 的電流iS2 、流過該第二二極體D2 的電流iD2 也呈線性增加,當時間為t3 ,該第二切換開關S2 受控制切換為不導通狀態時,第三階段結束。The current path in the third stage is shown by the arrow in the sixth diagram. The storage capacitor C 1 releases the stored energy to the storage inductor L and the load R through the second switch S 2 , and the output voltage C o of the output capacitor C o is the output voltage V o , and the output capacitor C o is based on The voltage across the load R is transferred to the load R based on whether the stored energy is released, so that the voltage across the load R is the output voltage V o , for example, when the voltage across the load R receives energy from the storage capacitor C 1 When the output voltage V o is increased but has not yet reached, the output capacitor C o also releases the stored energy and transmits it to the load R, so that the voltage across the load R is the output voltage V o . Therefore, the output capacitor C o causes The voltage across the load R is stable equal to the output voltage Vo . The voltage across the storage inductor L v L is equal to V c1 -V o , and the current i L flowing through the storage inductor L increases linearly, then the current i S2 flowing through the second switching switch S 2 flows through the first The current i D2 of the diode D 2 also increases linearly. When the time is t 3 , and the second switch S 2 is controlled to be turned off, the third phase ends.
第四階段(時間:t3 -t4 ):The fourth stage (time: t 3 -t 4 ):
回到參閱第三圖及第五圖,第四階段與第二階段的狀態相同,其中,該第一切換開關S1 的閘-源極信號vGS1 、該第二切換開關S2 的閘-源極信號vGS2 等於零,該第一切換開關S1 、第二切換開關S2 皆為不導通狀態,且流經該第一切換開關S1 、該第二切換開關S2 的電流iS1 、iS2 為零,該儲存電容C1 無作用。Referring back to the third and fifth figures, the state of the fourth stage is the same as that of the second stage, in which the gate-source signal v GS1 of the first switch S 1 and the gate of the second switch S 2 − The source signal v GS2 is equal to zero, the first switch S 1 and the second switch S 2 are both in a non-conducting state, and the current i S1 flowing through the first switch S 1 and the second switch S 2 , i S2 is zero, and the storage capacitor C 1 has no effect.
第四階段的電流路徑如第五圖的箭頭所示,其分析過程在此不再贅述。當時間為t4 ,該第一切換開關S1 受控制切換為導通狀態時,第四階段結束,且重新回到第一階段,開始新的週期。The current path in the fourth stage is shown by the arrow in the fifth diagram, and the analysis process will not be repeated here. When the time is t 4 , and the first changeover switch S 1 is controlled to be turned on, the fourth phase ends, and returns to the first phase to start a new cycle.
在第一階段、第二階段、第三階段,及第四階段中,根據伏秒平衡原理於該儲存電感L,可得到該輸出電壓Vo 與該輸入電壓Vin 的電壓增益比為D/2。In the first stage, second stage, third stage and fourth stage in accordance with the principles of the volt-second balance in the storage inductor L, the output voltage V o can be obtained with the input voltage V in voltage gain ratio D / 2.
本發明操作在該輸入電壓Vin 為100伏特、該責任週期D約為0.24,得到該輸出電壓Vo 為12伏特、滿載輸出功率為50W之模擬波形圖,如第七圖至第十圖所示。The present invention operates when the input voltage V in is 100 volts and the duty cycle D is about 0.24, and an analog waveform diagram of the output voltage V o of 12 volts and a full-load output power of 50 W is obtained, as shown in the seventh to tenth diagrams Show.
參閱第七圖,為該輸入電壓Vin 、該儲存電容的跨壓VC1 ,及該輸出電壓Vo 的模擬波形。橫軸為時間,刻度為10ms/div,縱軸為電壓,刻度為20V/div,該輸入電壓Vin 等於100V、該儲存電容的跨壓VC1 等於50V,及該輸出電壓Vo 等於12V。由此圖可驗證本發明可將一高直流電壓轉換成一低直流電壓,的確可達到使降壓範圍更寬廣之功效。Refer to the seventh figure for the analog waveforms of the input voltage V in , the storage capacitor cross voltage V C1 , and the output voltage V o . The horizontal axis represents time scale of 10ms / div, the vertical axis represents voltage scale is 20V / div, the input voltage V in is equal to 100V, the voltage V C1 across the storage capacitor is equal to 50V, and the output voltage V o is equal to 12V. From this figure, it can be verified that the present invention can convert a high DC voltage to a low DC voltage, and indeed it can achieve the effect of making the step-down voltage range wider.
參閱第八圖,為該第一切換開關S1 的閘-源極信號vGS1 、該第二切換開關S2 的閘-源極信號vGS2 ,及該儲存電感L的跨壓vL 的模擬波形。橫軸為時間,刻度為20μs/div,縱軸為電壓,刻度為vL :20V/div。其中,當該第一切換開關S1 為導通狀態、該第二切換開關S2 為不導通狀態,vL =Vin -Vc1 -Vo =38V。當該第一切換開關S1 、該第二切換開關S2 皆為不導通狀態,vL =-Vo =-12V。當該第一切換開關S1 為不導通狀態、該第二切換開關S2 為導通狀態,vL =Vc1 -Vo =38V。See FIG Eighth, for the first switch S 1 of the gate - source signal v GS1, the second brake switch S 2 - L v analog source signal GS2, and the storage voltage across inductor L v Waveform. The horizontal axis is time and the scale is 20 μs/div, and the vertical axis is voltage and the scale is v L :20V/div. Wherein, when the first switch S 1 is at ON state, the second switch S 2 is a non-conducting state, v L = V in -V c1 -V o = 38V. When the first switch S 1 and the second switch S 2 are both in a non-conducting state, v L =-V o =-12V. When the first switch S 1 is switched to non-conducting state, the second switch S 2 is turned state, v L = V c1 -V o = 38V.
參閱第九圖,為流過該儲存電感L、該第一切換開關S1 ,及該第二切換開關S2 的電流iL 、iS1 、iS2 的模擬波形。橫軸為時間,刻度為20μs/div,縱軸為電流,刻度為2.5A/div。Referring to the ninth figure, the simulated waveforms of the currents i L , i S1 , and i S2 flowing through the storage inductor L, the first switch S 1 , and the second switch S 2 . The horizontal axis is time and the scale is 20 μs/div, and the vertical axis is current and the scale is 2.5 A/div.
參閱第十圖,為流過該第一二極體D1 ,及該第二二極體D2 的電流iD1 、iD2 的模擬波形。橫軸為時間,刻度為20μs/div,縱軸為電流,刻度為2.5A/div。從以上模擬波形的顯示,驗證本發明的降壓轉換流程與前述的分析相符。Referring to the tenth figure, the simulated waveforms of the currents i D1 and i D2 flowing through the first diode D 1 and the second diode D 2 . The horizontal axis is time and the scale is 20 μs/div, and the vertical axis is current and the scale is 2.5 A/div. From the display of the above analog waveforms, it is verified that the buck conversion process of the present invention is consistent with the foregoing analysis.
綜上所述,上述實施例具有以下優點:In summary, the above embodiments have the following advantages:
1.藉由該第一切換開關S1
、該第二切換開關S2
的切換,配合該第一二極體D1
及該第二二極體D2
是否導通,使該輸入單元1傳送能量給該儲存電容C1
、該儲存電感L、該輸出電容Co
,該儲存電容C1
、或該儲存電感L來釋放儲存的能量給該負載R,而使本發明直流-直流降壓轉換器在降壓時具有較低的電壓增益,而能操作操作更廣的降壓範圍,其中,電壓增益為D/2,D為該第一切換開關S1
及該第二切換開關S2
的責任週期。1. By the switching of the first switch S 1 and the second switch S 2 , in accordance with whether the first diode D 1 and the second diode D 2 are conducting, the
2.藉由該輸出電容Co 儲存或釋放能量,使該負載R接收的該輸出電壓Vo 更穩定。2. By storing or releasing energy by the output capacitor C o , the output voltage V o received by the load R is more stable.
綜合上述優點確實能達成本發明的目的。The above advantages can indeed achieve the purpose of cost invention.
綜合上述實施例之說明,當可充分瞭解本發明之操作、使用及本發明產生之功效,惟以上所述實施例僅係為本發明之較佳實施例,當不能以此限定本發明實施之範圍,即依本發明申請專利範圍及發明說明內容所作簡單的等效變化與修飾,皆屬本發明涵蓋之範圍內。Based on the description of the above embodiments, the operation, use and effects of the present invention can be fully understood. However, the above-mentioned embodiments are only preferred embodiments of the present invention, and cannot be used to limit the implementation of the present invention. The scope, that is, simple equivalent changes and modifications made in accordance with the scope of the present invention's patent application and the description of the invention, is within the scope of the present invention.
(1):輸入單元(2):控制單元(Vin):輸入電壓(Vo):輸出電壓(R):負載(S1):第一切換開關(S2):第二切換開關(C1):儲存電容(D1):第一二極體(D2):第二二極體(L):儲存電感(Co):輸出電容(vGS1):第一切換開關的閘-源極信號(vGS2):第二切換開關的閘-源極信號(iL):流過儲存電感的電流(iS1):流過第一切換開關的電流(iS2):流過第二切換開關的電流(iD1):流過第一二極體的電流(iD2):流過第二二極體的電流(Ts):第一脈波調變信號、或第二脈波調變信號的週期時間(D):第一切換開關及第二切換開關的責任週期(vL):儲存電感的跨壓(VC1):儲存電容的跨壓(1): Input unit (2): Control unit (V in ): Input voltage (V o ): Output voltage (R): Load (S 1 ): First switch (S 2 ): Second switch ( C 1 ): Storage capacitor (D 1 ): First diode (D 2 ): Second diode (L): Storage inductance (C o ): Output capacitance (v GS1 ): Gate of the first switch -Source signal (v GS2 ): Gate of the second switch-Source signal (i L ): Current flowing through the storage inductor (i S1 ): Current flowing through the first switch (i S2 ): Flow Current of the second switch (i D1 ): current flowing through the first diode (i D2 ): current flowing through the second diode (T s ): the first pulse modulation signal, or the second The cycle time of the pulse modulation signal (D): the duty cycle of the first switch and the second switch (v L ): the voltage across the storage inductor (V C1 ): the voltage across the storage capacitor
[第一圖] 是傳統的直流-直流降壓轉換器之一電路圖。[Figure 1] is a circuit diagram of a conventional DC-DC buck converter.
[第二圖]是本發明直流-直流降壓轉換器之一實施例的一電路圖。[Second figure] is a circuit diagram of an embodiment of the DC-DC buck converter of the present invention.
[第三圖]是該實施例的一操作時序圖。[Third figure] is an operation timing chart of the embodiment.
[第四圖]是該實施例操作於一第一階段的一電路圖。[Fourth figure] is a circuit diagram of this embodiment operating in a first stage.
[第五圖]是該實施例操作於一第二階段及一第四階段的一電路圖。[Fifth figure] is a circuit diagram of this embodiment operating in a second stage and a fourth stage.
[第六圖]是該實施例操作於一第三階段的一電路圖。[Sixth figure] is a circuit diagram of this embodiment operating in a third stage.
[第七圖]是該實施例操作在一輸入電壓為100V、一輸出電壓12V,及一滿載輸出功率為50W時,該輸出電壓為、該儲存電容的跨壓,及該輸入電壓的一模擬波形圖。[Seventh figure] is the operation of this embodiment when an input voltage is 100V, an output voltage is 12V, and a full-load output power is 50W, the output voltage is, the voltage across the storage capacitor, and an analog of the input voltage Waveform.
[第八圖]是該實施例操作在該輸入電壓為100V、該輸出電壓12V,及該滿載輸出功率為50W時,一第一切換開關的一閘-源極信號、一第二切換開關的一閘-源極信號,及一儲存電感的跨壓的一模擬波形圖。[Figure 8] is the operation of this embodiment when the input voltage is 100V, the output voltage is 12V, and the full-load output power is 50W, a gate-source signal of a first switch and a second switch A gate-source signal, and a simulated waveform diagram of the voltage across the storage inductor.
[第九圖]是該實施例操作在該輸入電壓為100V、該輸出電壓12V,及該滿載輸出功率為50W時,流過該儲存電感的電流、流過該第一切換開關的電流,及流過該第二切換開關的電流的一模擬波形圖。[Figure 9] is the operation of the embodiment when the input voltage is 100V, the output voltage is 12V, and the full-load output power is 50W, the current flowing through the storage inductor, the current flowing through the first switch, and An analog waveform diagram of the current flowing through the second switch.
[第十圖]是該實施例操作在該輸入電壓為100V、該輸出電壓12V,及該滿載輸出功率為50W時,流過一第一二極體的電流,及流過一第二二極體的電流的一模擬波形圖。[Figure 10] is the operation of this embodiment when the input voltage is 100V, the output voltage is 12V, and the full-load output power is 50W, the current flowing through a first diode and the second diode An analog waveform of the body's current.
(1):輸入單元 (1): Input unit
(2):控制單元 (2): Control unit
(Vin):輸入電壓 (V in ): input voltage
(Vo):輸出電壓 (V o ): output voltage
(R):負載 (R): load
(S1):第一切換開關 (S 1 ): the first switch
(S2):第二切換開關 (S 2 ): Second switch
(C1):儲存電容 (C 1 ): storage capacitor
(D1):第一二極體 (D 1 ): the first diode
(D2):第二二極體 (D 2 ): Second diode
(L):儲存電感 (L): storage inductance
(Co):輸出電容 (C o ): output capacitance
(iL):流過儲存電感的電流 (i L ): current flowing through the storage inductor
(iS1):流過第一切換開關的電流 (i S1 ): current flowing through the first switch
(iS2):流過第二切換開關的電流 (i S2 ): current flowing through the second switch
(iD1):流過第一二極體的電流 (i D1 ): current flowing through the first diode
(iD2):流過第二二極體的電流 (i D2 ): current flowing through the second diode
(vL):儲存電感的跨壓 (v L ): Transformer voltage of storage inductor
(VC1):儲存電容的跨壓 (V C1 ): voltage across storage capacitor
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107135625A TW202015320A (en) | 2018-10-09 | 2018-10-09 | Method for solving surge at output end of dc-dc step-down converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107135625A TW202015320A (en) | 2018-10-09 | 2018-10-09 | Method for solving surge at output end of dc-dc step-down converter |
Publications (1)
Publication Number | Publication Date |
---|---|
TW202015320A true TW202015320A (en) | 2020-04-16 |
Family
ID=71130631
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107135625A TW202015320A (en) | 2018-10-09 | 2018-10-09 | Method for solving surge at output end of dc-dc step-down converter |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW202015320A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI800389B (en) * | 2022-05-27 | 2023-04-21 | 遠東科技大學 | Power converter capable of stepping down voltage |
-
2018
- 2018-10-09 TW TW107135625A patent/TW202015320A/en unknown
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI800389B (en) * | 2022-05-27 | 2023-04-21 | 遠東科技大學 | Power converter capable of stepping down voltage |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9698690B2 (en) | Control method and control circuit for four-switch buck-boost converter | |
US9385603B2 (en) | Control method and control circuit for switching power supply | |
CN107271756B (en) | Load voltage detection circuit and method | |
CN106787626B (en) | Slope compensation circuit and power conversion device | |
CN103683889A (en) | Soft-start circuit applied to DC-DC (direct-current) converter | |
US7940533B2 (en) | Step-down voltage converter | |
TWI514730B (en) | Ultra high step-down converter | |
TWI528696B (en) | Single-stage high step-down dc-dc converter | |
US20220294208A1 (en) | Switch protection circuit and power converter | |
TWI693783B (en) | Dc-dc converter with step-up/down ability | |
CN107528450B (en) | Voltage comparator, control chip and switching power supply | |
TW202015320A (en) | Method for solving surge at output end of dc-dc step-down converter | |
CN106972751B (en) | Double-tube Z-source direct-current voltage converter | |
CN210640810U (en) | High-voltage BUCK switch converter and related integrated circuit | |
CN106787750B (en) | Valley bottom opening control circuit under constant current state | |
TWI586092B (en) | Single-stage ac-to-dc converter | |
TW201509093A (en) | DC-DC power converter with high step-down ratio | |
CN203590013U (en) | Soft-start circuit applied to DC-DC converter | |
CN114696608A (en) | Valley mode DC-DC converter | |
CN107370367B (en) | Novel BUCK topology self-adaptive structure control device | |
TWI678873B (en) | Interleaved dc-dc forward converter | |
TWI580167B (en) | Single stage buck converter | |
CN114499188B (en) | DC-DC voltage reduction circuit | |
CN110677020B (en) | Non-ideal effect suppression self-adaptive constant conduction time controller | |
TW202347936A (en) | Power converter with boost function |