TW202011190A - Motherboard device and server - Google Patents
Motherboard device and server Download PDFInfo
- Publication number
- TW202011190A TW202011190A TW107131316A TW107131316A TW202011190A TW 202011190 A TW202011190 A TW 202011190A TW 107131316 A TW107131316 A TW 107131316A TW 107131316 A TW107131316 A TW 107131316A TW 202011190 A TW202011190 A TW 202011190A
- Authority
- TW
- Taiwan
- Prior art keywords
- code
- motherboard
- voltage
- image file
- identifier
- Prior art date
Links
Images
Abstract
Description
本發明是有關於一種伺服器,特別是指一種可辨識主機板的伺服器。The invention relates to a server, in particular to a server that can identify the motherboard.
伺服器的中央處理器在選擇用以驅動主機板的基本輸入輸出系統(BIOS: Basic Input Output System)驅動程式執行前,需先得知主機板的種類(每一主機板各自有對應的案子(Project name)與版本(Revision))以選擇對應的基本輸入輸出系統驅動程式。Before selecting the BIOS: Basic Input Output System driver to run the motherboard, the CPU of the server needs to know the type of motherboard (each motherboard has its own case ( Project name) and version (Revision)) to select the corresponding basic input and output system driver.
目前中央處理器辨別主機板種類是先藉由人工調整電連接到主機板的多組並聯的上拉/下拉電阻(Pull-up/Pull-down resistors)各自導通或不導通使其有所區別(即,以數位代碼0、1區分),即,當每組的上/下拉電阻其中之一導通,則其中另一不導通,舉例來說,若有八個不同的主機板,則每一主機板至少需要連接三組並聯的上/下拉電阻(共有23 種組合),其中,可調整第一個主機板的三組上/下拉電阻中的三個下拉電阻導通,代表000,至於第二個主機板則可調整其第一組上/下拉電阻的上拉電阻導通,並調整其餘兩組上/下拉電阻的下拉電阻導通,代表001,其他主機板依此規則調整,之後再由預先儲存多組可代表每一主機板的上/下拉電阻導通變化的數位代碼及每一數位代碼分別對應的基本輸入輸出系統驅動程式的平台路徑控制器(PCH: Platform Controller Hub)偵測該等上拉/下拉電阻接收直流電壓後對應的產生的數位代碼,並與儲存的該等數位代碼比對出對應的基本輸入輸出系統驅動程式,再由中央處理器載入該基本輸入輸出系統驅動程式以驅動該主機板作動。然而,一旦不同的主機板數量增加,就需要對應增加上拉/下拉電阻數量,增加人工調整上/下拉電阻時的複雜度,此外,也浪費電路板的可用空間,因此,現有偵測主機板的裝置有改善的必要。At present, the central processor distinguishes the type of the motherboard by manually adjusting the multiple sets of parallel pull-up/pull-down resistors (Pull-up/Pull-down resistors) electrically connected to the motherboard to make them different (each is turned on or off) That is, distinguished by digital codes 0 and 1), that is, when one of the up/down resistors of each group is turned on, the other is not turned on. For example, if there are eight different motherboards, each host The board needs to be connected with at least three sets of parallel up/down resistors (a total of 2 or 3 combinations). Among them, three of the three sets of up/down resistors on the first motherboard can be adjusted to turn on, representing 000, as for the second Each motherboard can adjust the pull-up resistor conduction of its first set of up/down resistors, and adjust the pull-down resistor conduction of the remaining two sets of up/down resistors, which represents 001. The other motherboards are adjusted according to this rule, and then stored in advance Multiple sets of digital codes representing the on/down resistance of each motherboard on and off and the basic input/output system driver's platform path controller (PCH: Platform Controller Hub) corresponding to each digital code detect these pull-ups /The pull-down resistor receives the generated digital code corresponding to the DC voltage, and compares with the stored digital code to the corresponding basic input and output system driver, and then the central processor loads the basic input and output system driver to drive The motherboard is activated. However, once the number of different motherboards increases, the number of pull-up/pull-down resistors needs to be increased accordingly, increasing the complexity of manually adjusting the pull-up/pull-down resistors. In addition, the available space of the circuit board is also wasted. Therefore, existing detection motherboards The device needs to be improved.
因此,本發明的一目的,即在提供一種僅需透過一組分壓電阻,即可供中央處理器選擇對應主機板種類的基本輸入輸出系統驅動程式的伺服器。Therefore, an object of the present invention is to provide a server that allows the CPU to select the basic I/O system driver corresponding to the type of the motherboard only through a group of piezoresistive resistors.
於是,本發明伺服器包含一主機板裝置,及一中央處理器。Therefore, the server of the present invention includes a motherboard device and a central processing unit.
該主機板裝置包括一分壓器,及一識別器。The motherboard device includes a voltage divider and an identifier.
該分壓器具有一輸入端及一輸出端,其中該輸入端用以接收一直流電壓,該輸出端對應產生一正比於該直流電壓及一分壓比例的分壓電壓,不同的分壓比例對應不同的分壓電壓,不同的分壓電壓對應不同的主機板識別碼。The voltage divider has an input terminal and an output terminal, wherein the input terminal is used to receive a DC voltage, the output terminal correspondingly generates a voltage-dividing voltage proportional to the DC voltage and a voltage-dividing ratio, and different voltage-dividing ratios correspond to Different divided voltages, different divided voltages correspond to different motherboard identification codes.
該識別器電連接該輸出端並具有一對照資料庫,該對照資料庫記錄多個分別對應不同分壓電壓的主機板識別碼,及多個分別對應主機板識別碼的基本輸入輸出系統映像檔,該識別器接收來自該輸出端的該分壓電壓,並將該分壓電壓進行類比至數位轉換,以產生一編碼,該編碼對應該等主機板識別碼其中之一,該識別器比對該編碼與該對照資料庫,以得到一對應該等基本輸入輸出系統映像檔其中之一的目標映像檔。The identifier is electrically connected to the output terminal and has a comparison database, which records a plurality of motherboard identification codes corresponding to different divided voltages, and a plurality of basic input and output system image files respectively corresponding to the motherboard identification codes , The identifier receives the divided voltage from the output terminal, and converts the divided voltage to analog to digital to generate a code corresponding to one of the motherboard identification codes, the identifier compares to the Encode and compare the database to obtain a pair of target image files that should wait for one of the basic input and output system image files.
該中央處理器電連接該識別器,以接收並執行該目標映像檔。The central processor is electrically connected to the identifier to receive and execute the target image file.
又,本發明的另一目的,即在提供一種僅需透過一組分壓電阻,即可供中央處理器選擇對應主機板種類的基本輸入輸出系統驅動程式的主機板裝置。In addition, another object of the present invention is to provide a motherboard device that allows the central processor to select a basic I/O system driver corresponding to the type of motherboard only through a group of piezoresistive resistors.
於是,本發明主機板裝置適用於一中央處理器,該中央處理器運作於一對應該主機板裝置的工作模式,該主機板裝置包含一分壓器,及一識別器。Therefore, the motherboard device of the present invention is suitable for a central processor. The central processor operates in a working mode corresponding to the motherboard device. The motherboard device includes a voltage divider and an identifier.
該分壓器具有一輸入端及一輸出端,該輸入端接收一直流電壓,該輸出端產生一正比於該直流電壓及一分壓比例的分壓電壓,其中,不同的分壓比例對應不同的分壓電壓,不同的分壓電壓對應不同的主機板識別碼。The voltage divider has an input terminal and an output terminal, the input terminal receives a DC voltage, and the output terminal generates a voltage-dividing voltage proportional to the DC voltage and a voltage-dividing ratio, wherein different voltage-dividing ratios correspond to different Divide voltage, different divide voltages correspond to different motherboard identification codes.
該識別器電連接該輸出端與該中央處理器,並具有一對照資料庫,該對照資料庫記錄多個分別對應不同分壓電壓的主機板識別碼,及多個分別對應主機板識別碼的基本輸入輸出系統映像檔,該識別器接收來自該分壓器的該分壓電壓,並將該分壓電壓進行類比至數位轉換,以產生一編碼,該編碼對應該多個主機板識別碼其中之一,該識別器並根據該編碼與該對照資料庫比對,以得到一所對應該編碼的的基本輸入輸出系統映像檔以作為一目標映像檔,該中央處理器根據該目標映像檔運作於該工作模式。The identifier is electrically connected to the output terminal and the central processor, and has a reference database that records a plurality of motherboard identification codes corresponding to different divided voltages and a plurality of motherboard identification codes respectively corresponding to the motherboard identification codes Basic I/O system image file, the identifier receives the divided voltage from the voltage divider, and converts the divided voltage to analog to digital to generate a code corresponding to multiple motherboard identification codes One, the identifier compares with the reference database according to the code to obtain a basic input and output system image file corresponding to the code as a target image file, and the central processor operates according to the target image file For this working mode.
本發明的功效在於:藉由根據每個主機板的不同而設計對應的分壓比例的分壓器,當接收直流電壓時對應產生不同的分壓電壓,可供識別器根據產生的分壓電壓自動比對出預存的對應於該分壓電壓的基本輸入輸出系統映像檔。The effect of the present invention is: by designing a voltage divider corresponding to the voltage division ratio according to the difference of each motherboard, different voltage divisions are generated correspondingly when receiving a DC voltage, and the identifier can be used according to the generated voltage divisions The pre-stored basic input/output system image file corresponding to the divided voltage is automatically compared.
本發明伺服器的一實施例,包含一主機板裝置2,及一中央處理器3,該主機板裝置2可由該中央處理器3執行對應的驅動程式而進行加電自檢(POST: Power On Self Test),每一主機板裝置2具有一分壓器22,該分壓器22包括一第一電阻221,及一電連接該第一電阻221的第二電阻222,且該第一電阻221的一第一端接收一由一直流電源21提供電壓值為Vdd的直流電壓,該第二電阻222的一第二端接地,且該第一電阻221的一第二端與該第二電阻222的一第一端串聯而形成具有一提供一分壓電壓的共同端,也就是說該第一電阻221的該第二端與該第二電阻222的該第一端的相連處即為該共同端,且由該共同端輸出該分壓電壓,該第一電阻221與該第二電阻222間的電阻值對應關係形成一分壓比例,而不同分壓比例對應不同的分壓電壓,也就是說使用不同電阻比例藉以調整該分壓比例,即可藉由該分壓比例控制該共同端輸出不同的分壓電壓,其中,假設該第一電阻221的電阻值為R1,該第二電阻222的電阻值為R2,則該分壓比例=R2/(R1+R2),而該分壓電壓=Vdd×R2/(R1+R2),而不同分壓電壓指示不同的主機板裝置2的種類,進而對應不同的基本輸入輸出系統映像檔版本以作為目標映像檔,在此舉一例說明,該主機板裝置2對應於一專案名稱(Project),並依照本身周邊硬體配置的需求而有不同專案版本(Revision),該第一電阻221與該第二電阻222形成的分壓比例是依照主機板裝置2的專案名稱及專案版本而定,二者接收一直流電壓並將該直流電壓轉換成一分壓電壓,且該分壓電壓介於一特定範圍內,參下表一所列,假設該主機板裝置2對應的專案名稱為AAA,且可藉由該主機板裝置2對應實施R0A~R0H八種不同專案版本,則該分別對應實施八種不同專案版本的主機板裝置可視為八種不同的主機板裝置2,而由分別對應於該等主機板裝置2的專案版本的該第一電阻221與該第二電阻222所對應的電阻比例則可預先設計成可使該直流電壓經該組分壓電阻而於該共同端輸出的分壓電壓分別介於八種不同範圍的電壓值區間的八種電阻比例。An embodiment of the server of the present invention includes a
表一
另外再說明的是,該第一電阻221與該第二電阻222的設置態樣主要有三種:第一種是該第一電阻221與該第二電阻222均設置且電連接在該主機板裝置2上,而該第一電阻221與該第二電阻222的電阻值可根據欲實施於該主機板裝置2的專案版本所對應的電阻比例而分別任意搭配不同的電阻值,僅需其電阻比例是依照主機板裝置2的種類不同而有所區別以使該分壓電壓落於該專案版本所對應的電壓值區間即可,第二種是對應相同專案的每一主機板裝置2的該第一電阻221的電阻值固定(即,各主機板裝置2的該第一電阻221的電阻值皆相同)並設置於該主機板裝置2,而該第二電阻222是設置在一裝設該主機板裝置2的機箱內,並與該主機板裝置2電連接的的一背板,且該第二電阻222與該第一電阻221電連接,且該第二電阻222的電阻值是依照主機板裝置2所實施的專案版本所對應的該電阻比例的不同而做調整,第三種是設置在對應相同專案的每一主機板裝置2的該第一電阻221的電阻值固定但設置於與該主機板裝置2電連接的的背板(圖未示),該第二電阻222與該第一電阻221電連接並設置於主機板裝置2,同樣的,該第二電阻222的電阻值是依照主機板裝置2所實施的專案版本所對應的該電阻比例的不同而做調整。In addition, it is explained that the
以下更具體地說明本發明伺服器的該實施例的具體應用。The specific application of this embodiment of the server of the present invention will be described more specifically below.
參閱圖1、圖2,本發明伺服器之一第一具體應用包含一主機板裝置2,及一中央處理器3。Referring to FIGS. 1 and 2, a first specific application of the server of the present invention includes a
該主機板裝置2包括一分壓器22,及一識別器23。The
該分壓器22接收一由一直流電源21提供電壓值為Vdd的直流電壓,並產生一正比於該直流電壓及一分壓比例的分壓電壓,其中,不同的分壓比例對應不同的分壓電壓,不同的分壓電壓對應不同的主機板識別碼,而每一主機板識別碼各自對應一主機板裝置2。The
進一步說明,該分壓器22是由一第一電阻221,及一電連接該第一電阻221的第二電阻222所組成,二者分別對應的電阻值依照主機板裝置2的不同而組成不同的電阻比例進而對應不同的分壓比例,該第一電阻221具有一接收該直流電壓的第一端,及一電連接該第二電阻222第二端,該第二電阻222具有一電連接該第一電阻221的該第二端的第一端,及一接地的第二端。To further explain, the
該識別器23電連接該第二電阻222的該第一端並儲存一對照資料庫,該對照資料庫記錄多個分別對應不同分壓電壓的主機板識別碼,及多個分別對應主機板識別碼的基本輸入輸出系統映像檔,即,BIOS code(Basic Input Output System code),該識別器23接收來自該第一電阻221與該第二電阻222共同提供的該分壓電壓,並將該分壓電壓進行類比至數位轉換,以產生一編碼,該識別器23比對該編碼與該對照表,以得到一所對應的基本輸入輸出系統映像檔作為目標映像檔。The
進一步說明,該識別器23包括一類比數位轉換單元231、一傳輸單元232、一基板管理控制單元233、及一平台路徑控制單元234。To further explain, the
該類比數位轉換單元231電連接該第一電阻221的該第二端並接收該分壓電壓,並將該分壓電壓轉換成該編碼。在本實施例中,該類比數位轉換單元231是由伺服器的一複雜可程式邏輯裝置(CPLD :Complex Programmable Logic Device)230其提供的類比數位轉換器所實現。The analog-to-
該傳輸單元232電連接該類比數位轉換單元231並接收該編碼。The
該基板管理控制單元233即為BMC(Baseboard Management Controller),電連接該傳輸單元232與該平台路徑控制單元234,用以將該編碼傳送至該平台路徑控制單元234。The baseboard
該平台路徑控制單元234即為PCH(Platform Controller Hub),其電連接該基板管理控制單元233,並具有可預先儲存該對照資料庫的記憶體單元235,在本實施例中,該記憶體單元235為一非揮發性記憶體(non-volatile memory),例如:快閃記憶體(Flash memory),當該平台路徑控制單元234接收該基板管理控制單元233傳送的該編碼時,即根據該對照資料庫比對出對應該編碼的該基本輸入輸出系統映像檔以作為目標映像檔。The platform
該中央處理器3即為CPU(Central Processing Unit),電連接該識別器23,以接收並執行該識別器23所比對出的該目標映像檔,當該中央處理器3執行該目標映像檔時,同時驅動該主機板裝置2執行自身相關資訊之檢測。The
參閱圖3,本發明伺服器之實施例的一第二具體應用與上述第一具體應用相似,差別在於:當該類比數位轉換單元231接收該分壓電壓、並將該分壓電壓轉換成對應的該編碼後,該傳輸單元232直接將該編碼傳送至該平台路徑控制單元234。Referring to FIG. 3, a second specific application of the embodiment of the server of the present invention is similar to the first specific application described above, the difference is that when the analog-to-
舉例來說,依據上述第一具體應用與第二具體應用的差異,該第一具體應用在實際應用中,作為其目標映像檔的其中一基本輸入輸出系統映像檔的版本所對應的設定為將電腦切換器(KVM switch: Keyboard, Video, Mouse switch)功能參數啟動,而該第二具體應用在實際應用中,作為其目標映像檔的其中另一基本輸入輸出系統映像檔的版本所對應的設定為將電腦切換器功能參數關閉,此外,以下其他具體應用可依作為目標映像檔的其中一基本輸入輸出系統映像檔版本的不同而對其周邊硬體依照實際應用有做不同的設定。For example, according to the difference between the first specific application and the second specific application described above, in the actual application, the version corresponding to the version of one of the basic input and output system image files as its target image file is set to be The computer switch (KVM switch: Keyboard, Video, Mouse switch) function parameter is activated, and the second specific application is in actual application, as its target image file, another basic input and output system image file version corresponding to the setting In order to turn off the computer switch function parameters, in addition, the following other specific applications can make different settings for the peripheral hardware according to the actual application according to the version of one of the basic input and output system image files as the target image file.
參閱圖4,本發明伺服器之實施例的一第三具體應用與上述第一具體應用相似,差別在於:當每個主機板裝置2的專案名稱相同、版本不同時,則於一電連接該傳輸單元232的暫存器236預先寫入對應該等主機板裝置2的專案名稱的專案碼,即,對應該等主機板裝置2的主機板識別碼中,代表專案名稱的部分,該類比數位轉換單元231將分壓電壓轉換成一對應出對應於主機板識別碼中代表版本部分的版本碼,接著再由該傳輸單元232將預先寫入暫存器236的專案碼與該類比數位轉換單元231轉換出的該版本碼結合成一主機板合成碼,並經由該基板管理控制單元233傳送至該平台路徑控制單元234,該平台路徑控制單元234根據該主機板合成碼比對出對應的主機板識別碼作為目標識別碼,並將該主機板識別碼對應的基本輸入輸出系統映像檔作為目標映像檔,並傳送至該中央處理器3。再者,類似該類比數位轉換單元231,該暫存器236由該複雜可程式邏輯裝置230提供。Referring to FIG. 4, a third specific application of the embodiment of the server of the present invention is similar to the first specific application described above. The difference is that when the project name of each
如圖5所示,本發明伺服器之實施例的一第四具體應用與上述第一具體應用相似,差別在於:預存該等分別對應不同分壓電壓的主機板識別碼,及分別對應該等主機板識別碼的基本輸入輸出系統映像檔的記憶體單元235是以外掛的態樣電連接該平台路徑控制單元234,當該平台路徑控制單元234接收來自該基板管理控制器傳送的該主機板識別碼後,讀取該記憶體單元235預先儲存的相關資料執行比對。As shown in FIG. 5, a fourth specific application of the embodiment of the server of the present invention is similar to the first specific application described above, the difference is that the motherboard identification codes corresponding to different divided voltages are prestored, and the corresponding The
如圖6所示,本發明伺服器之實施例的一第五具體應用與上述第四具體應用相似,差別在於:該類比數位轉換單元231接收該分壓電壓,並將該分壓電壓轉換成對應該主機板裝置2的主機板識別碼後,該傳輸單元232直接將該主機板識別碼傳送至該平台路徑控制單元234。As shown in FIG. 6, a fifth specific application of the embodiment of the server of the present invention is similar to the fourth specific application described above, except that the analog-to-
如圖7所示,本發明伺服器之實施例的一第六具體應用與上述第五具體應用相似,差別在於:每個主機板裝置2的專案名稱相同、版本不同,該複雜可程式邏輯裝置230的該暫存器236預先寫入對應該等主機板裝置2的專案 名稱的專案碼,即,對應該等主機板裝置2的主機板識別碼中代表專案名稱的部分,至於該類比數位轉換單元231僅需將分壓電壓轉換出對應於主機板識別碼中代表版本部分的信號,即,版本碼,接著再由該傳輸單元232再將預先寫入暫存器236的專案碼與類比數位轉換器轉換出的版本碼結合成主機板合成碼,並將該主機板合成碼傳送至該平台路徑控制單元234比對出對應的主機板識別碼及基本輸入輸出系統映像檔。As shown in FIG. 7, a sixth specific application of the embodiment of the server of the present invention is similar to the fifth specific application described above, the difference is that each
如圖8所示,本發明伺服器之實施例的一第四具體應用與上述第六具體應用相似,差別在於:預存該等分別對應不同分壓電壓的主機板識別碼,及分別對應該等主機板識別碼的基本輸入輸出系統映像檔的記憶體單元235是內建於該平台路徑控制單元234內部,當該平台路徑控制單元234接收來自該基板管理控制器傳送的該主機板識別碼後,讀取預存的相關資料執行比對。As shown in FIG. 8, a fourth specific application of the embodiment of the server of the present invention is similar to the sixth specific application described above, the difference is that the motherboard identification codes corresponding to different divided voltages are pre-stored, and the corresponding The
如圖9所示,本發明伺服器之實施例的一第八具體應用與上述第七具體應用相似,差別在於:該傳輸單元232先將該主機板識別碼傳送至該基板管理控制單元233,該基板管理控制單元233再將該主機板識別碼傳送至該平台路徑控制單元234,且,預存該等分別對應不同分壓電壓的主機板識別碼,及分別對應該等主機板識別碼的基本輸入輸出系統映像檔的記憶體單元235是以外掛的態樣電連接該平台路徑控制單元234,當該平台路徑控制單元234接收來自該基板管理控制單元233傳送的該主機板識別碼後,讀取該記憶體單元235預先儲存的相關資料執行比對。As shown in FIG. 9, an eighth specific application of the embodiment of the server of the present invention is similar to the seventh specific application described above, except that the
綜上所述,本發明伺服器主要是由該主機板裝置提供不同的分壓電壓,再配合該識別器的該類比數位轉換單元將該分壓電壓轉換為數位格式的編碼,並由該平台路徑控制單元比對出與該編碼對應的基本輸入輸出裝置映像檔以作為目標映像檔,或在該暫存器236預先寫入對應該等主機板裝置的專案名稱的專案碼,該配合該類比數位轉換單元將分壓電壓轉換為對應於主機板識別碼中代表版本部分的版本碼,再由該傳輸單元將專案碼與版本碼結合成主機板合成碼,並由該平台路徑控制單元比對出對應的基本輸入輸出系統映像檔以作為目標映像檔,供該中央處理器執行並驅動該主機板裝置執行加電自檢,而改善現有以人工方式切換上/下拉電阻以讓中央處理器辨別主機板種類的方式所可能發生的潛在錯誤,且大幅節省所需採用的電阻設備成本與佔據的空間成本,故確實達成本發明的創作目的。In summary, the server of the present invention mainly provides different divided voltages by the motherboard device, and then cooperates with the analog-to-digital conversion unit of the identifier to convert the divided voltages into digital format codes, and the platform The path control unit compares the basic input and output device image file corresponding to the code as the target image file, or writes in advance the project code corresponding to the project names of the motherboard devices in the
惟以上所述者,僅為本發明的實施例而已,當不能以此限定本發明實施的範圍,凡是依本發明申請專利範圍及專利說明書內容所作的簡單的等效變化與修飾,皆仍屬本發明專利涵蓋的範圍內。However, the above are only examples of the present invention, and the scope of implementation of the present invention cannot be limited by this, any simple equivalent changes and modifications made according to the scope of the patent application of the present invention and the content of the patent specification are still classified as Within the scope of the invention patent.
2:主機板裝置21:直流電源22:分壓器221:第一電阻222:第二電阻23:識別器230:複雜可程式邏輯裝置231:類比數位轉換單元232:傳輸單元233:基板管理控制單元234:平台路徑控制單元235:記憶體單元236:暫存器3:中央處理器 2: Motherboard device 21: DC power supply 22: voltage divider 221: first resistor 222: second resistor 23: identifier 230: complex programmable logic device 231: analog digital conversion unit 232: transmission unit 233: substrate management control Unit 234: platform path control unit 235: memory unit 236: register 3: central processing unit
本發明的其他的特徵及功效,將於參照圖式的實施方式中清楚地呈現,其中: 圖1是一方塊圖,說明本發明伺服器的一實施例的一第一具體應用; 圖2是一資料表,輔助說明本發明伺服器的一對照資料表的儲存內容; 圖3是一方塊圖,說明本發明伺服器的一實施例的一第二具體應用; 圖4是一方塊圖,說明本發明伺服器的一實施例的一第三具體應用; 圖5是一方塊圖,說明本發明伺服器的一實施例的一第四具體應用; 圖6是一方塊圖,說明本發明伺服器的一實施例的一第五具體應用; 圖7是一方塊圖,說明本發明伺服器的一實施例的一第六具體應用; 圖8是一方塊圖,說明本發明伺服器的一實施例的一第七具體應用;及 圖9是一方塊圖,說明本發明伺服器的一實施例的一第八具體應用。Other features and functions of the present invention will be clearly presented in the embodiment with reference to the drawings, in which: FIG. 1 is a block diagram illustrating a first specific application of an embodiment of the server of the present invention; FIG. 2 is A data table to help explain the storage contents of a comparison data table of the server of the present invention; FIG. 3 is a block diagram illustrating a second specific application of an embodiment of the server of the present invention; FIG. 4 is a block diagram illustrating A third specific application of an embodiment of the server of the present invention; FIG. 5 is a block diagram illustrating a fourth specific application of an embodiment of the server of the present invention; FIG. 6 is a block diagram illustrating the server of the present invention A fifth specific application of an embodiment of the embodiment; FIG. 7 is a block diagram illustrating a sixth specific application of an embodiment of the server of the invention; FIG. 8 is a block diagram illustrating an embodiment of the server of the invention A seventh specific application; and FIG. 9 is a block diagram illustrating an eighth specific application of an embodiment of the server of the present invention.
2:主機板裝置 2: motherboard device
21:直流電源 21: DC power supply
22:分壓器 22: Voltage divider
221:第一電阻 221: First resistance
222:第二電阻 222: second resistance
23:識別器 23: Recognizer
230:複雜可程式邏輯裝置 230: Complex programmable logic device
231:類比數位轉換單元 231: Analog digital conversion unit
232:傳輸單元 232: Transmission unit
233:基板管理控制單元 233: substrate management control unit
234:平台路徑控制單元 234: platform path control unit
235:記憶體單元 235: Memory unit
3:中央處理器 3: CPU
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107131316A TWI675292B (en) | 2018-09-06 | 2018-09-06 | Motherboard device and server |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107131316A TWI675292B (en) | 2018-09-06 | 2018-09-06 | Motherboard device and server |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI675292B TWI675292B (en) | 2019-10-21 |
TW202011190A true TW202011190A (en) | 2020-03-16 |
Family
ID=69023979
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107131316A TWI675292B (en) | 2018-09-06 | 2018-09-06 | Motherboard device and server |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI675292B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI740272B (en) * | 2019-11-14 | 2021-09-21 | 和碩聯合科技股份有限公司 | Device, method and non-transitory computer readable medium for writing image files into memories |
TWI764648B (en) * | 2021-03-25 | 2022-05-11 | 微星科技股份有限公司 | Mainboard, external device of mainboard, and booting method of mainboard |
CN116954338A (en) * | 2022-04-15 | 2023-10-27 | 深圳富联富桂精密工业有限公司 | Data center safety control module and control method thereof |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200937208A (en) * | 2008-02-29 | 2009-09-01 | Inventec Corp | Apparatus for automatically regulating system ID of motherboard of server and server thereof |
TW201424317A (en) * | 2012-12-06 | 2014-06-16 | Ibm | Method of identifying server location |
US9122501B1 (en) * | 2014-09-08 | 2015-09-01 | Quanta Computer Inc. | System and method for managing multiple bios default configurations |
TWI582699B (en) * | 2016-03-18 | 2017-05-11 | 神雲科技股份有限公司 | Boot Status Notification Method and Server System Using the Same |
TWI620120B (en) * | 2016-03-25 | 2018-04-01 | 神雲科技股份有限公司 | Data loading method and motherboard |
-
2018
- 2018-09-06 TW TW107131316A patent/TWI675292B/en active
Also Published As
Publication number | Publication date |
---|---|
TWI675292B (en) | 2019-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI675292B (en) | Motherboard device and server | |
KR100580965B1 (en) | Bus interface system and method | |
US7403021B2 (en) | Testing circuit for a data interface | |
US7024539B2 (en) | Resistor identification configuration circuitry and associated method | |
US7584305B2 (en) | Serial peripheral interface circuit | |
US6564278B1 (en) | System and method for obtaining board address information | |
US7610483B2 (en) | System and method to accelerate identification of hardware platform classes | |
US10120827B2 (en) | Communication system with serial ports for automatically identifying device types and communication protocols and method thereof | |
US6035420A (en) | Method of performing an extensive diagnostic test in conjunction with a bios test routine | |
CN1619493B (en) | Method of using feature flags to determine compatibility between BIOS revisions and installed hardware during flash update | |
US20070300055A1 (en) | Booting apparatus and method therefor | |
US6009541A (en) | Apparatus for performing an extensive diagnostic test in conjunction with a bios test routine | |
US11507718B1 (en) | Chip verification system and verification method therefor | |
US8225023B2 (en) | Indicator control apparatus | |
US9904640B2 (en) | Program loading system for multiple motherboards | |
TW201947411A (en) | Method for configuring input/output interfaces, device with configurable input/output interfaces and control system | |
US10755008B2 (en) | Circuit comparing method and electronic device | |
US10438668B2 (en) | Power supply management device and memory system | |
TWI781676B (en) | Method, apparatus, mainboard and related computer readable storage medium | |
EP3182295A1 (en) | Communication system with serial ports for automatically identifying device types and communication protocols and method thereof | |
CN110955456A (en) | Mainboard device and server | |
Intel | Intel® Desktop Board DH57DD Technical Product Specification | |
TWI684872B (en) | System management bus device management system and method thereof | |
CN113468028A (en) | Device management method for computing device, apparatus and medium | |
US8201134B2 (en) | Method to avoid malconnections with respect to voltage levels of electronic components of circuit boards during circuit board design |