TW201921611A - Mounting device and production method - Google Patents

Mounting device and production method

Info

Publication number
TW201921611A
TW201921611A TW107133910A TW107133910A TW201921611A TW 201921611 A TW201921611 A TW 201921611A TW 107133910 A TW107133910 A TW 107133910A TW 107133910 A TW107133910 A TW 107133910A TW 201921611 A TW201921611 A TW 201921611A
Authority
TW
Taiwan
Prior art keywords
semiconductor wafer
electromagnetic wave
platform
substrate
package
Prior art date
Application number
TW107133910A
Other languages
Chinese (zh)
Other versions
TWI690036B (en
Inventor
高野徹朗
中村智宣
前田徹
Original Assignee
日商新川股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商新川股份有限公司 filed Critical 日商新川股份有限公司
Publication of TW201921611A publication Critical patent/TW201921611A/en
Application granted granted Critical
Publication of TWI690036B publication Critical patent/TWI690036B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • H01L2224/73104Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525Means for applying energy, e.g. heating means
    • H01L2224/75252Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525Means for applying energy, e.g. heating means
    • H01L2224/75253Means for applying energy, e.g. heating means adapted for localised heating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525Means for applying energy, e.g. heating means
    • H01L2224/75261Laser
    • H01L2224/75262Laser in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525Means for applying energy, e.g. heating means
    • H01L2224/75283Means for applying energy, e.g. heating means by infrared heating, e.g. infrared heating lamp
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7565Means for transporting the components to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757Means for aligning
    • H01L2224/75753Means for optical alignment, e.g. sensors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7598Apparatus for connecting with bump connectors or layer connectors specially adapted for batch processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/75981Apparatus chuck
    • H01L2224/75986Auxiliary members on the pressing surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/75981Apparatus chuck
    • H01L2224/75986Auxiliary members on the pressing surface
    • H01L2224/75987Shape of the auxiliary member
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/75981Apparatus chuck
    • H01L2224/75986Auxiliary members on the pressing surface
    • H01L2224/75988Material of the auxiliary member
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/8113Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112Aligning
    • H01L2224/81121Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/81132Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81191Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/81201Compression bonding
    • H01L2224/81203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H01L2224/81204Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/8122Applying energy for connecting with energy being in the form of electromagnetic radiation
    • H01L2224/81224Applying energy for connecting with energy being in the form of electromagnetic radiation using a laser
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/8122Applying energy for connecting with energy being in the form of electromagnetic radiation
    • H01L2224/8123Polychromatic or infrared lamp heating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • H01L2224/83201Compression bonding
    • H01L2224/83203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H01L2224/83204Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862Heat curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83868Infrared [IR] curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/9205Intermediate bonding steps, i.e. partial connection of the semiconductor or solid-state body during the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9211Parallel connecting processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06565Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

This mounting device 10 bonds a semiconductor chip 100 onto a mounting body, which is a base board 110 or another semiconductor chip 100, to produce a semiconductor device, and comprises: a stage 30 having a first surface, and a second surface on the side facing away from the first surface; an intermediate body 40 interposed between the first surface and the base board 110; a mounting head 50 capable of relative movement with respect to the stage 30 and bonding the semiconductor chip 100 onto the mounting body; and an irradiation unit 18 irradiating from the second surface side of the stage 30 toward the intermediate body 40, an electromagnetic wave 62 that passes through the stage 30 while being absorbed by the intermediate body 40. The intermediate body absorbs the electromagnetic wave, thereby heating the base board.

Description

封裝裝置以及製造方法Packaging device and manufacturing method

本說明書揭示一種將半導體晶片接合於基板或其他半導體晶片即被封裝體而製造半導體裝置的封裝裝置、以及半導體裝置的製造方法。This specification discloses a packaging device for manufacturing a semiconductor device by bonding a semiconductor wafer to a substrate or another semiconductor wafer, which is a package, and a method for manufacturing the semiconductor device.

於將半導體晶片接合於基板或其他半導體晶片上的情形時,通常利用經加熱的封裝頭對半導體晶片進行加熱加壓。然而,僅利用來自封裝頭的熱難以將成為接合對象的半導體晶片適當加熱。尤其近年來,為了半導體裝置的進一步高功能化、小型化,提出有將多個半導體晶片積層並進行封裝。於該情形時,為了縮短封裝處理的時間,有時將多個半導體晶片暫時壓接並且積層後,將該多個半導體晶片一起正式壓接。即,有時將多個半導體晶片以暫時壓接狀態積層而形成暫時積層體後,利用經加熱的封裝頭將該暫時積層體的上表面加熱加壓而正式壓接。於該情形時,僅利用來自封裝頭的熱難以適當加熱至暫時積層體的最下層的半導體晶片。因此,先前以來,於將半導體裝置接合時,將載置有基板的平台整體加熱。由此,可自半導體晶片的上下兩側進行加熱。
[現有技術文獻]
[專利文獻]
When a semiconductor wafer is bonded to a substrate or other semiconductor wafer, the semiconductor wafer is usually heated and pressurized by a heated package head. However, it is difficult to appropriately heat a semiconductor wafer to be bonded using only the heat from the package head. In particular, in recent years, in order to further increase the functionality and miniaturization of semiconductor devices, it has been proposed to laminate and package a plurality of semiconductor wafers. In this case, in order to shorten the packaging processing time, a plurality of semiconductor wafers may be temporarily crimped and laminated, and then the plurality of semiconductor wafers may be formally crimped together. In other words, after a plurality of semiconductor wafers are laminated in a temporarily pressure-bonded state to form a temporarily laminated body, the upper surface of the temporarily laminated body is heated and pressurized by a heated package head to form a pressure-bonded body. In this case, it is difficult to appropriately heat the semiconductor wafer to the lowermost layer of the temporarily laminated body using only the heat from the package head. Therefore, conventionally, when a semiconductor device is bonded, the entire stage on which the substrate is placed is heated. Thereby, heating can be performed from the upper and lower sides of the semiconductor wafer.
[Prior Art Literature]
[Patent Literature]

[專利文獻1]國際公開第2010/050209號
[專利文獻2]日本專利第3833531號公報
[專利文獻3]日本專利第4001341號公報
[Patent Document 1] International Publication No. 2010/050209
[Patent Document 2] Japanese Patent No. 3833531
[Patent Document 3] Japanese Patent No. 4001341

[發明所欲解決之課題]
然而,於將平台整體加熱的情形時,會對配置於與接合對象(加熱對象)的半導體晶片不同的部位的半導體晶片亦持續進行加熱。結果,會對半導體晶片長時間輸入熱。此種長期的熱輸入導致設於半導體晶片、尤其是半導體晶片的底面的非導電性膜(Non Conductive Film)等樹脂的劣化,甚至導致封裝品質的降低。
[Problems to be Solved by the Invention]
However, in the case where the entire stage is heated, the semiconductor wafer disposed at a position different from the semiconductor wafer to be joined (the object to be heated) is also continuously heated. As a result, heat is input to the semiconductor wafer for a long time. Such a long-term heat input causes deterioration of a resin such as a non-conductive film (Non Conductive Film) provided on a bottom surface of the semiconductor wafer, and in particular, a reduction in package quality.

為了避免該問題,亦想到於平台的多個部位設置脈波加熱器(pulse heater)等局部加熱用的加熱器,僅將必要部位的加熱器接通。然而,於將此種局部加熱用的加熱器嵌埋於平台中的情形時,難以維持平台的平坦度,甚至導致封裝品質的降低。In order to avoid this problem, it is also conceivable to install heaters for local heating such as pulse heaters at a plurality of locations on the platform, and to turn on heaters at only necessary locations. However, when such a heater for local heating is embedded in a platform, it is difficult to maintain the flatness of the platform and even cause a reduction in package quality.

另外,於專利文獻1~3中揭示有藉由自平台的背側照射的光對基板進行光加熱的技術,但該些技術中,可應用的基板種類均有限。In addition, Patent Documents 1 to 3 disclose techniques for light-heating a substrate with light irradiated from the back side of the stage. However, in these techniques, the types of substrates that can be applied are limited.

因此,本說明書提供一種與基板的種類無關而可將接合對象的半導體晶片適當加熱的封裝裝置、以及半導體裝置的製造方法。
[解決課題之手段]
Therefore, the present specification provides a packaging device capable of appropriately heating a semiconductor wafer to be joined regardless of the type of substrate, and a method for manufacturing the semiconductor device.
[Means for solving problems]

本案中揭示的封裝裝置將半導體晶片接合於基板或其他半導體晶片即被封裝體而製造半導體裝置,且所述封裝裝置的特徵在於包括:平台,具有第一面、及與所述第一面為相反側的第二面;中間體,介於所述第一面與所述基板之間;封裝頭,相對於所述平台而可相對移動,將所述半導體晶片接合於所述被封裝體;以及照射單元,自所述平台的第二面側向所述中間體照射透過所述平台且被所述中間體吸收的電磁波,藉由所述中間體吸收所述電磁波而將所述基板加熱。The packaging device disclosed in the present case manufactures a semiconductor device by bonding a semiconductor wafer to a substrate or other semiconductor wafer, that is, a packaged body, and the packaging device is characterized by including a platform having a first surface, and the first surface is A second surface on the opposite side; an intermediate body interposed between the first surface and the substrate; a packaging head that is relatively movable with respect to the platform to bond the semiconductor wafer to the packaged body; And an irradiating unit that irradiates the intermediate body from the second surface side of the platform with electromagnetic waves that have passed through the platform and absorbed by the intermediate body, and the intermediate body absorbs the electromagnetic waves to heat the substrate.

此處,所述中間體亦可具有抑制面方向上的傳熱的隔熱部。另外,亦可於所述中間體中含有由在水平方向上延伸的槽或孔形成的間隙部。Here, the said intermediate body may have a heat insulation part which suppresses the heat transfer in a surface direction. In addition, the intermediate body may include a gap portion formed by a groove or a hole extending in the horizontal direction.

另外,所述中間體亦可為自所述第一面側起,依序將吸收所述電磁波的吸收層、使所述電磁波透過且傳熱性高的傳熱層、及包含使所述電磁波透過且傳熱性低的材料的隔熱層於厚度方向上積層的多層結構。In addition, the intermediate body may be an absorbing layer that sequentially absorbs the electromagnetic wave, a heat transfer layer that transmits the electromagnetic wave and has a high heat transfer property, and includes the electromagnetic wave in order from the first surface side. A multi-layered structure in which a heat-insulating layer of a material that transmits and has low heat conductivity is laminated in the thickness direction.

另外,亦可使所述電磁波包含多個波段,所述中間體包含將針對所述多個波段分別設置的多個吸收層於厚度方向上積層的多層結構,所述多個吸收層是以對應的波段越長則越遠離所述平台的方式積層。In addition, the electromagnetic wave may include multiple wave bands, and the intermediate may include a multilayer structure in which a plurality of absorption layers respectively provided for the multiple wave bands are laminated in a thickness direction, and the multiple absorption layers are corresponding The longer the band is, the more it is layered away from the platform.

另外,亦可使所述基板上熱壓接有多個所述半導體晶片,所述照射單元包括變更所述電磁波的照射區域、及所述電磁波的照射位置中的至少一者的變更機構。In addition, a plurality of the semiconductor wafers may be thermocompression-bonded to the substrate, and the irradiation unit may include a changing mechanism that changes at least one of an irradiation area of the electromagnetic wave and an irradiation position of the electromagnetic wave.

另外,亦可使所述封裝頭包括對將多個所述半導體晶片以經暫時壓接的狀態積層的暫時積層體進行加熱而正式壓接的加熱器,藉由利用所述照射單元照射所述中間體,而將所述暫時積層體與所述加熱器一併加熱。In addition, the package head may include a heater for temporarily crimping a temporarily laminated body in which a plurality of the semiconductor wafers are laminated in a temporarily crimped state, and irradiating the irradiation unit with the irradiation unit. Intermediate body, and the temporary laminated body is heated together with the heater.

本說明書中揭示的半導體裝置的製造方法將半導體晶片接合於基板或其他半導體晶片即被封裝體而製造半導體裝置,且所述半導體裝置製造方法的特徵在於包括:載置步驟,於經載置於平台的第一面的中間體上所述基板;接合步驟,利用相對於所述平台而可相對移動的封裝頭,將所述半導體晶片接合於所述被封裝體;以及中間體加熱步驟,於所述接合步驟的至少一部分的同時,自隔著所述平台而配置於所述封裝頭的相反側的照射單元,照射被所述中間體吸收且透過所述平台的電磁波,由此將所述中間體加熱。
[發明的效果]
The method for manufacturing a semiconductor device disclosed in this specification is a method of manufacturing a semiconductor device by bonding a semiconductor wafer to a substrate or another semiconductor wafer, that is, a packaged body, and the method for manufacturing a semiconductor device is characterized by including a mounting step, The substrate on the intermediate body of the first side of the platform; a bonding step of bonding the semiconductor wafer to the packaged body using a packaging head that is relatively movable relative to the platform; and an intermediate body heating step of At least a part of the bonding step, while irradiating an electromagnetic wave absorbed by the intermediate body and transmitted through the platform from an irradiation unit disposed on the opposite side of the package head across the platform, the The intermediate is heated.
[Effect of the invention]

根據本說明書中揭示的技術,於平台與基板之間設有吸收電磁波的中間體,故而與基板的種類無關而可將中間體、甚至與中間體接觸的基板加熱,結果可將接合對象的半導體晶片適當加熱。According to the technology disclosed in this specification, an intermediate that absorbs electromagnetic waves is provided between the platform and the substrate. Therefore, regardless of the type of substrate, the intermediate, or even the substrate in contact with the intermediate, can be heated. As a result, the semiconductors to be joined can be heated. The wafer is properly heated.

以下,參照圖式對半導體裝置的製造方法以及封裝裝置10進行說明。圖1為表示封裝裝置10的構成的圖。該封裝裝置10為於基板110上封裝半導體晶片100的裝置。該封裝裝置10成為尤其適於將多個半導體晶片100積層並進行封裝的情形的構成。然而,該封裝裝置10亦當然可應用於不積層半導體晶片100的情形。另外,該封裝裝置10成為尤其適於基板110使後述的電磁波62透過或反射的情形的構成。然而,基板110未必一定要使電磁波62透過或反射,基板110亦可為容易吸收電磁波62的結構。Hereinafter, a method for manufacturing a semiconductor device and a packaging device 10 will be described with reference to the drawings. FIG. 1 is a diagram showing a configuration of a packaging device 10. The packaging device 10 is a device for packaging a semiconductor wafer 100 on a substrate 110. This packaging device 10 is particularly suitable for a case where a plurality of semiconductor wafers 100 are laminated and packaged. However, the packaging device 10 is of course applicable to the case where the semiconductor wafer 100 is not laminated. The package device 10 is particularly suitable for a case where the substrate 110 transmits or reflects an electromagnetic wave 62 described later. However, the substrate 110 does not necessarily have to transmit or reflect the electromagnetic wave 62, and the substrate 110 may have a structure that easily absorbs the electromagnetic wave 62.

另外,以下的說明中,於積層多個半導體晶片100而成的積層體中,將構成積層體的多個半導體晶片100為暫時壓接狀態者稱為「暫時積層體STt」,將多個半導體晶片100為正式壓接狀態者稱為「晶片積層體STc」而加以區分。In addition, in the following description, in a multilayer body formed by stacking a plurality of semiconductor wafers 100, a case in which a plurality of semiconductor wafers 100 constituting the multilayer body are temporarily pressed is referred to as a "temporary multilayer body STt", and a plurality of semiconductors The wafer 100 is distinguished when it is referred to as a "wafer laminate STc" when it is in a fully crimped state.

封裝裝置10包括晶片供給單元12、晶片搬運單元14、接合單元16、照射單元18以及控制該些單元的驅動的控制部20。晶片供給單元12為自晶片供給源取出半導體晶片100,並供給於晶片搬運單元14的部位。該晶片供給單元12包括上頂部22、晶粒拾取器(die picker)24及移送頭26。The packaging device 10 includes a wafer supply unit 12, a wafer transfer unit 14, a bonding unit 16, an irradiation unit 18, and a control unit 20 that controls driving of these units. The wafer supply unit 12 is a portion where the semiconductor wafer 100 is taken out from a wafer supply source and supplied to the wafer transfer unit 14. The wafer supply unit 12 includes an upper top 22, a die picker 24, and a transfer head 26.

晶片供給單元12中,多個半導體晶片100載置於切割膠帶(dicing tape)TE上。此時,半導體晶片100是以凸塊106朝向上側的面朝上(face up)狀態載置。上頂部22自該多個半導體晶片100中僅將一個半導體晶片100保持面朝上狀態向上方上頂。晶粒拾取器24於其下端吸引保持並接受由上頂部22上頂的半導體晶片100。接受了半導體晶片100的晶粒拾取器24以該半導體晶片100的凸塊106朝向下方的方式,即以半導體晶片100成為面朝下(face down)狀態的方式當場旋轉180度。若成為該狀態,則移送頭26自晶粒拾取器24接受半導體晶片100。In the wafer supply unit 12, a plurality of semiconductor wafers 100 are placed on a dicing tape TE. At this time, the semiconductor wafer 100 is placed in a face-up state with the bump 106 facing upward. The upper top portion 22 is configured to hold one semiconductor wafer 100 upward from the plurality of semiconductor wafers 100 while keeping the surface facing upward. The die picker 24 attracts and holds the semiconductor wafer 100 lifted from the upper top 22 at its lower end. The die picker 24 that has received the semiconductor wafer 100 is rotated 180 degrees on the spot such that the bump 106 of the semiconductor wafer 100 faces downward, that is, the semiconductor wafer 100 is brought into a face-down state. In this state, the transfer head 26 receives the semiconductor wafer 100 from the die picker 24.

移送頭26可於上下方向及水平方向上移動,於其下端可吸附保持半導體晶片100。若晶粒拾取器24旋轉180度而半導體晶片100成為面朝下狀態,則移送頭26於其下端吸附保持該半導體晶片100。然後,移送頭26於水平方向及上下方向上移動,向晶片搬運單元14移動。The transfer head 26 can be moved in the vertical direction and the horizontal direction, and the semiconductor wafer 100 can be sucked and held at the lower end thereof. When the die picker 24 is rotated 180 degrees and the semiconductor wafer 100 is in a face-down state, the transfer head 26 sucks and holds the semiconductor wafer 100 at its lower end. Then, the transfer head 26 moves in the horizontal direction and the vertical direction, and moves to the wafer transfer unit 14.

晶片搬運單元14具有以鉛直的旋轉軸Ra為中心而旋轉的旋轉台28。移送頭26於旋轉台28的既定位置載置半導體晶片100。載置有半導體晶片100的旋轉台28以旋轉軸Ra為中心旋轉,由此將該半導體晶片100搬運至與晶片供給單元12位於相反側的接合單元16。The wafer transfer unit 14 includes a turntable 28 that rotates around a vertical rotation axis Ra. The transfer head 26 mounts the semiconductor wafer 100 at a predetermined position on the turntable 28. The turntable 28 on which the semiconductor wafer 100 is placed rotates around the rotation axis Ra, and the semiconductor wafer 100 is conveyed to the bonding unit 16 located on the opposite side from the wafer supply unit 12.

接合單元16包括支持基板110的平台30、載置於平台30上的中間體40、以及將半導體晶片100安裝於基板110的封裝頭50。平台30具有支持基板110的上表面(第一面)、及與該第一面為相反側的下表面(第二面)。另外,平台30可於水平方向上移動,調整所載置的基板110與封裝頭50的相對位置關係。平台30如下文中將詳述,是由可使自照射單元18照射的電磁波62透過的材料所構成。因此,於電磁波62為可見光或紅外線光的情形時,平台30例如可利用石英、氟化鎂、鍺等而構成。The bonding unit 16 includes a platform 30 that supports the substrate 110, an intermediate body 40 that is placed on the platform 30, and a package head 50 that mounts the semiconductor wafer 100 on the substrate 110. The stage 30 includes an upper surface (first surface) of the support substrate 110 and a lower surface (second surface) opposite to the first surface. In addition, the platform 30 can be moved in the horizontal direction to adjust the relative positional relationship between the substrate 110 and the package head 50 placed on it. The platform 30 is composed of a material that can transmit the electromagnetic wave 62 radiated from the irradiation unit 18 as described in detail below. Therefore, when the electromagnetic wave 62 is visible light or infrared light, the platform 30 can be configured using, for example, quartz, magnesium fluoride, germanium, or the like.

於平台30的上表面(第一面)設有中間體40。該中間體40為載置基板110的板狀構件。換言之,中間體40介於平台30與基板110之間。中間體40可不可分離地固著於平台30,亦可視需要而可自平台30卸除。另外,中間體40可為單層結構,亦可為多層結構。其中,無論為單層、多層,中間體40均具有至少一層以上的可吸收自照射單元18照射的電磁波62的吸收層。An intermediate body 40 is provided on the upper surface (first surface) of the platform 30. The intermediate body 40 is a plate-shaped member on which the substrate 110 is placed. In other words, the intermediate body 40 is interposed between the platform 30 and the substrate 110. The intermediate body 40 can be fixed to the platform 30 inseparably, and can also be removed from the platform 30 if necessary. In addition, the intermediate body 40 may have a single-layer structure or a multilayer structure. Among them, whether it is a single layer or a multilayer, the intermediate body 40 has at least one or more absorbing layers capable of absorbing the electromagnetic waves 62 emitted from the irradiation unit 18.

封裝頭50於基板110上積層多個半導體晶片100並進行封裝。封裝頭50可於其下端保持半導體晶片100,另外可進行繞鉛直的旋轉軸Rb的旋轉及升降。該封裝頭50將半導體晶片100壓接於基板110或其他半導體晶片100上。具體而言,封裝頭50以將所保持的半導體晶片100按壓於基板110等的方式下降,由此進行半導體晶片100的暫時壓接或正式壓接。該封裝頭50中內置有溫度可變的加熱器(未圖示),封裝頭50於實行暫時壓接時經加熱至第一溫度T1,於實行正式壓接時經加熱至高於第一溫度T1的第二溫度T2。另外,封裝頭50於實行暫時壓接時對半導體晶片100附加第一負重F1,於實行正式壓接時對半導體晶片100附加第二負重F2。The package head 50 laminates a plurality of semiconductor wafers 100 on the substrate 110 and performs packaging. The package head 50 can hold the semiconductor wafer 100 at its lower end, and can rotate and lift around a vertical rotation axis Rb. The package head 50 presses the semiconductor wafer 100 onto the substrate 110 or other semiconductor wafers 100. Specifically, the package head 50 is lowered such that the held semiconductor wafer 100 is pressed against the substrate 110 or the like, and thereby the semiconductor wafer 100 is temporarily or formally crimped. A temperature-variable heater (not shown) is built into the package head 50. The package head 50 is heated to a first temperature T1 during temporary crimping, and is heated to a temperature higher than the first temperature T1 during formal crimping. The second temperature T2. In addition, the package head 50 applies a first load F1 to the semiconductor wafer 100 when the temporary pressure bonding is performed, and adds a second load F2 to the semiconductor wafer 100 when the actual pressure bonding is performed.

於封裝頭50的附近設有相機(未圖示)。於基板110及半導體晶片100分別設有成為定位基準的對準標記(alignment mark)。相機以反映出該對準標記的方式對基板110及半導體晶片100進行攝像。控制部20根據由該攝像所得的圖像資料,把握基板110及半導體晶片100的相對位置關係,視需要調整封裝頭50的繞軸Rb的旋轉角度及平台30的水平位置。A camera (not shown) is provided near the package head 50. An alignment mark serving as a positioning reference is provided on the substrate 110 and the semiconductor wafer 100, respectively. The camera images the substrate 110 and the semiconductor wafer 100 so as to reflect the alignment marks. The control unit 20 grasps the relative positional relationship between the substrate 110 and the semiconductor wafer 100 based on the image data obtained by the imaging, and adjusts the rotation angle of the package head 50 about the axis Rb and the horizontal position of the platform 30 as necessary.

照射單元18藉由自平台30的背側照射特定波長的電磁波62而將基板110局部地加熱。照射單元18至少具有照射電磁波62的電磁波源60。以下的說明中,列舉電磁波62為紅外線雷射光的情形為例進行說明。然而,電磁波62只要具有容易透過平台30且容易被中間體40吸收的波長,則並無特別限定。因此,電磁波62例如可使用紅外線、可見光線等。另外,電磁波62可僅具有單一波長,亦可具有多個波長。進而,電磁波源60只要可照射所需波長、功率的電磁波,則並無特別限定,例如可使用雷射振盪器或雷射二極體(Laser Diode,LD)、發光二極體(Light Emitting Diode,LED)、鹵素燈、氙氣燈等。照射單元18亦可進而具有用以變更電磁波62的照射區域、及照射位置中的至少一者的變更機構。變更機構例如亦可具有光圈或透鏡、反射鏡、光纖等光學構件、或者驅動該等光學構件而使電磁波掃描的驅動構件等。The irradiation unit 18 locally heats the substrate 110 by radiating an electromagnetic wave 62 of a specific wavelength from the back side of the stage 30. The irradiation unit 18 includes at least an electromagnetic wave source 60 that radiates an electromagnetic wave 62. In the following description, a case where the electromagnetic wave 62 is infrared laser light will be described as an example. However, the electromagnetic wave 62 is not particularly limited as long as it has a wavelength that can easily pass through the platform 30 and be easily absorbed by the intermediate body 40. Therefore, as the electromagnetic wave 62, for example, infrared rays and visible rays can be used. In addition, the electromagnetic wave 62 may have only a single wavelength, or may have multiple wavelengths. Furthermore, the electromagnetic wave source 60 is not particularly limited as long as it can irradiate electromagnetic waves of a desired wavelength and power. For example, a laser oscillator, a laser diode (LD), or a light emitting diode (Light Emitting Diode) can be used. , LED), halogen lamps, xenon lamps, etc. The irradiation unit 18 may further include a changing mechanism for changing at least one of the irradiation area and the irradiation position of the electromagnetic wave 62. The changing mechanism may include, for example, an optical member such as a diaphragm, a lens, a mirror, or an optical fiber, or a driving member that drives these optical members to scan electromagnetic waves.

控制部20控制各部的驅動,例如包括進行各種運算的中央處理單元(Central Processing Unit,CPU)、及記憶各種資料或程式(program)的記憶部。控制部20依照記憶部中記憶的程式而驅動各部,實行半導體晶片的封裝處理。例如,控制部20驅動封裝頭50及平台30,將半導體晶片封裝於基板110。另外,控制部20於後述的正式壓接處理的同時,驅動照射單元18而將基板110局部地加熱。The control unit 20 controls driving of each unit, and includes, for example, a central processing unit (CPU) that performs various calculations, and a memory unit that stores various data or programs. The control unit 20 drives each unit in accordance with a program stored in the memory unit, and performs a packaging process of the semiconductor wafer. For example, the control unit 20 drives the package head 50 and the platform 30 to package the semiconductor wafer on the substrate 110. In addition, the control unit 20 drives the irradiation unit 18 to locally heat the substrate 110 while performing a formal crimping process described later.

繼而,參照圖3、圖4對利用該封裝裝置製造的半導體裝置進行說明。圖3為表示半導體裝置的一例的示意圖,圖4為半導體晶片100的示意圖。再者,圖3中,半導體晶片100與基板110的邊界、及兩個半導體晶片100的邊界的粗線表示經正式壓接。Next, a semiconductor device manufactured using the package device will be described with reference to FIGS. 3 and 4. FIG. 3 is a schematic diagram showing an example of a semiconductor device, and FIG. 4 is a schematic diagram of a semiconductor wafer 100. In FIG. 3, the thick line between the boundary between the semiconductor wafer 100 and the substrate 110 and the boundary between the two semiconductor wafers 100 indicates that they are formally crimped.

本例中操作的半導體裝置如圖2所示,於基板110的上表面積層封裝有多個(圖示例中為4個)半導體晶片100。本例中,基板110包含使作為電磁波62的紅外線雷射光透過的材質,例如藍寶石玻璃等。於基板110上設定有以格子狀排列的多個封裝區塊。於各封裝區塊中積層封裝有多個半導體晶片100。於各封裝區塊的表面,於與要封裝的半導體晶片100的凸塊106對應的位置,形成有電極112。The semiconductor device operated in this example is shown in FIG. 2, and a plurality of (four in the example of the figure) semiconductor wafers 100 are packaged on the upper surface area layer of the substrate 110. In this example, the substrate 110 includes a material that transmits infrared laser light as the electromagnetic wave 62, such as sapphire glass. A plurality of packaging blocks arranged in a grid pattern are set on the substrate 110. A plurality of semiconductor wafers 100 are stacked and packaged in each packaging block. An electrode 112 is formed on the surface of each package block at a position corresponding to the bump 106 of the semiconductor wafer 100 to be packaged.

繼而,對半導體晶片100的構成加以說明。如圖3所示,於半導體晶片100的上下表面形成有電極端子102、104。另外,於半導體晶片100的單面,與電極端子102相連而形成有凸塊106。凸塊106包含導電性金屬,以既定的熔融溫度Tm熔融。Next, the configuration of the semiconductor wafer 100 will be described. As shown in FIG. 3, electrode terminals 102 and 104 are formed on the upper and lower surfaces of the semiconductor wafer 100. A bump 106 is formed on one side of the semiconductor wafer 100 so as to be connected to the electrode terminal 102. The bump 106 contains a conductive metal and is melted at a predetermined melting temperature Tm.

另外,於半導體晶片100的單面,以覆蓋凸塊106的方式貼附有非導電性膜(以下稱為「NCF」)108。NCF 108作為將半導體晶片100、與基板110或其他半導體晶片100接著的接著劑發揮功能,包含非導電性的熱硬化性樹脂,例如聚醯亞胺樹脂(polyimide resin)、環氧樹脂(epoxy resin)、丙烯酸樹脂(acrylic resin)、苯氧樹脂(phenoxy resin)、聚醚碸樹脂(polyether sulfone)等。該NCF 108的厚度高於凸塊106的平均高度,凸塊106被該NCF 108大致完全覆蓋。NCF 108於常溫下為固體膜,但若超過既定的軟化開始溫度Ts,則逐漸可逆地軟化而發揮流動性,若超過既定的硬化開始溫度Tt,則不可逆地開始硬化。In addition, a non-conductive film (hereinafter referred to as “NCF”) 108 is attached to one side of the semiconductor wafer 100 so as to cover the bumps 106. The NCF 108 functions as an adhesive for bonding the semiconductor wafer 100 and the substrate 110 or other semiconductor wafers 100, and includes a non-conductive thermosetting resin such as polyimide resin and epoxy resin. ), Acrylic resin, phenoxy resin, polyether sulfone, etc. The thickness of the NCF 108 is higher than the average height of the bumps 106, and the bumps 106 are substantially completely covered by the NCF 108. NCF 108 is a solid film at normal temperature, but if it exceeds a predetermined softening start temperature Ts, it gradually and reversibly softens to exhibit fluidity, and if it exceeds a predetermined hardening start temperature Tt, it begins to harden irreversibly.

此處,軟化開始溫度Ts低於硬化開始溫度Tt及凸塊106的熔融溫度Tm。暫時壓接用的第一溫度T1高於該軟化開始溫度Ts,且低於熔融溫度Tm及硬化開始溫度Tt。另外,正式壓接用的第二溫度T2高於熔融溫度Tm及硬化開始溫度Tt。即,成為Ts<T1<(Tm、Tt)<T2。Here, the softening start temperature Ts is lower than the hardening start temperature Tt and the melting temperature Tm of the bumps 106. The first temperature T1 for temporary compression bonding is higher than the softening start temperature Ts, and lower than the melting temperature Tm and the hardening start temperature Tt. In addition, the second temperature T2 for the main compression bonding is higher than the melting temperature Tm and the hardening start temperature Tt. That is, Ts <T1 <(Tm, Tt) <T2.

於將半導體晶片100暫時壓接於基板110或下側的半導體晶片100(以下,於將兩者不區分的情形時稱為「被封裝體」)時,將封裝頭50加熱至第一溫度T1後將半導體晶片100加壓。此時,半導體晶片100的NCF 108因來自封裝頭50的傳熱而被加熱至第一溫度T1附近,軟化而具有流動性。而且,藉此NCF 108可流入至半導體晶片100與被封裝體的間隙中,可靠地填埋該間隙。When the semiconductor wafer 100 is temporarily pressure-bonded to the substrate 110 or the lower semiconductor wafer 100 (hereinafter, referred to as a "package" when the two are not distinguished), the package head 50 is heated to the first temperature T1. The semiconductor wafer 100 is then pressurized. At this time, the NCF 108 of the semiconductor wafer 100 is heated to the vicinity of the first temperature T1 due to heat transfer from the package head 50, and is softened to have fluidity. In addition, the NCF 108 can flow into the gap between the semiconductor wafer 100 and the packaged body, thereby reliably filling the gap.

於將半導體晶片100正式壓接於被封裝體時,將封裝頭50加熱至第二溫度T2後,將半導體晶片100加壓。此時,半導體晶片100的凸塊106及NCF 108因來自封裝頭50的傳熱而被加熱至第二溫度T2附近。藉此,凸塊106熔融,可焊接於相向的被封裝體。另外,藉由該加熱,NCF 108以填埋半導體晶片100與被封裝體的間隙的狀態硬化,因此將半導體晶片100與被封裝體牢固地固定。即,正式壓接時,半導體晶片100熱壓接於基板110等。When the semiconductor wafer 100 is formally crimped to the package body, the package head 50 is heated to the second temperature T2, and then the semiconductor wafer 100 is pressurized. At this time, the bumps 106 and NCF 108 of the semiconductor wafer 100 are heated to the vicinity of the second temperature T2 due to heat transfer from the package head 50. As a result, the bumps 106 are melted and can be soldered to the opposite package. In addition, by this heating, the NCF 108 is hardened in a state where the gap between the semiconductor wafer 100 and the package is filled, so the semiconductor wafer 100 and the package are firmly fixed. That is, in the case of the actual pressure bonding, the semiconductor wafer 100 is thermally pressure-bonded to the substrate 110 or the like.

此處,將封裝頭50的溫度自第一溫度T1切換至第二溫度T2或自第二溫度T2切換至第一溫度T1耗費一定的時間。因此,為了縮短半導體裝置的製造時間,有效的是減少封裝頭50的溫度的切換次數。因此,於將多個半導體晶片100積層封裝的情形時,提出有將所有半導體晶片100暫時壓接後,將該經暫時壓接的半導體晶片100正式壓接的製程。具體而言,首先使用經加熱至第一溫度T1的封裝頭50,於多個封裝區塊中形成將多個半導體晶片100暫時壓接並且積層而成的暫時積層體STt。繼而,利用經切換成第二溫度T2的封裝頭50將暫時積層體STt的上表面加壓,藉此將構成暫時積層體STt的多個半導體晶片100一起正式壓接。藉由以該順序逐漸封裝半導體晶片100,可大幅減少封裝頭50的溫度的切換次數,從而可大幅縮短半導體裝置的製造時間。Here, it takes a certain time to switch the temperature of the package head 50 from the first temperature T1 to the second temperature T2 or from the second temperature T2 to the first temperature T1. Therefore, in order to shorten the manufacturing time of the semiconductor device, it is effective to reduce the number of times the temperature of the package head 50 is switched. Therefore, in a case where a plurality of semiconductor wafers 100 are laminated and packaged, a process is proposed in which all the semiconductor wafers 100 are temporarily crimped and then the temporarily crimped semiconductor wafers 100 are formally crimped. Specifically, first, using the package head 50 heated to the first temperature T1, a temporary laminated body STt formed by temporarily crimping and laminating a plurality of semiconductor wafers 100 is formed in a plurality of packaging blocks. Then, the upper surface of the temporary laminated body STt is pressurized by the package head 50 switched to the second temperature T2, thereby the plurality of semiconductor wafers 100 constituting the temporarily laminated body STt are formally crimped together. By gradually packaging the semiconductor wafer 100 in this order, the number of times the temperature of the package head 50 is switched can be greatly reduced, and the manufacturing time of the semiconductor device can be greatly reduced.

且說,如至此為止的說明所表明般,為了適當地封裝半導體晶片100,期望將封裝對象的半導體晶片100加熱至與其處理過程相應的適當溫度。例如,於進行正式壓接時,半導體晶片100必須加熱至NCF 108的硬化開始溫度Tt以上、且凸塊106的熔融溫度Tm以上。然而,僅利用來自封裝頭50的熱,有時亦難以將所有半導體晶片100加熱至適當溫度。尤其於將構成暫時積層體STt的多個半導體晶片100一起正式壓接的情形時,僅利用來自封裝頭50的熱,難以將最下層的半導體晶片100適當加熱。In addition, as the description so far indicates, in order to appropriately package the semiconductor wafer 100, it is desirable to heat the semiconductor wafer 100 to be packaged to an appropriate temperature corresponding to a processing process thereof. For example, at the time of the actual pressure bonding, the semiconductor wafer 100 must be heated to a temperature higher than the hardening start temperature Tt of the NCF 108 and a temperature higher than the melting temperature Tm of the bump 106. However, it is sometimes difficult to heat all the semiconductor wafers 100 to an appropriate temperature using only the heat from the package head 50. In particular, when the plurality of semiconductor wafers 100 constituting the temporary laminated body STt are formally pressure-bonded together, it is difficult to appropriately heat the lowermost semiconductor wafer 100 using only the heat from the package head 50.

另外,期望一個暫時積層體STt中,最上層的半導體晶片100的溫度與最下層的半導體晶片100的溫度差(以下稱為「積層體內溫度差」)ΔT小。若積層體內溫度差ΔT大,則會導致封裝品質的不均一。然而,僅利用來自封裝頭50的熱,難以減小積層體內溫度差ΔT。In addition, in a temporarily laminated body STt, it is desirable that the temperature difference between the temperature of the uppermost semiconductor wafer 100 and the temperature of the lowermost semiconductor wafer 100 (hereinafter referred to as the "internal temperature difference in the laminated body") ΔT is small. If the temperature difference ΔT in the laminate is large, the package quality will be uneven. However, it is difficult to reduce the temperature difference ΔT inside the laminate using only the heat from the package head 50.

因此,先前大多於載置基板110的平台30中內置加熱器,亦將基板110整體加熱。根據該構成,暫時積層體STt亦自下側進行加熱,故而最下層的半導體晶片100亦容易加熱至適當溫度,另外,可某種程度上減小積層體內溫度差ΔT。Therefore, a heater is usually built in the stage 30 on which the substrate 110 is placed, and the entire substrate 110 is also heated. According to this configuration, the temporary laminated body STt is also heated from the lower side, so that the semiconductor wafer 100 in the lowermost layer is also easily heated to an appropriate temperature, and the temperature difference ΔT inside the laminated body can be reduced to some extent.

然而,於將平台30整體加熱的情形時,當然其溫度必須充分低於NCF 108的硬化開始溫度Tt。其原因在於,若平台30的溫度高於硬化開始溫度Tt,則暫時壓接後、正式壓接前的半導體晶片100的NCF 108熱硬化。因此,平台30不大能設為高溫,難以充分減小積層體內溫度差ΔT。However, when the platform 30 is heated as a whole, the temperature must be sufficiently lower than the hardening start temperature Tt of the NCF 108 as a matter of course. The reason for this is that if the temperature of the stage 30 is higher than the curing start temperature Tt, the NCF 108 of the semiconductor wafer 100 after the temporary compression bonding and before the actual compression bonding is thermally cured. Therefore, the platform 30 cannot be set to a high temperature, and it is difficult to sufficiently reduce the temperature difference ΔT inside the laminate.

另外,即便使平台30為低於硬化開始溫度Tt的低溫,亦於對該平台30整體進行加熱的情形時,會對基板110上的經暫時壓接或正式壓接的半導體晶片100長時間持續輸入熱。此種長期間的熱輸入導致半導體晶片100、特別是NCF 108的劣化,甚至封裝品質的劣化。In addition, even if the stage 30 is made to have a low temperature lower than the hardening start temperature Tt, the semiconductor wafer 100 temporarily or formally crimped on the substrate 110 is continued for a long time when the entire stage 30 is heated. Enter the heat. Such long-term heat input causes deterioration of the semiconductor wafer 100, especially the NCF 108, and even deterioration of package quality.

因此,如上文已述,本說明書中揭示的封裝裝置10於平台30的下側配置照射單元18,利用電磁波62將基板110局部地加熱。圖4為表示將基板110局部地加熱的狀況的想像圖。再者,圖4中,為了容易地理解而使平台30、中間體40、基板110的厚度與實際不同,但實際上平台30更厚,中間體40及基板110更薄。另外,圖4中圖示有三個封裝區塊,但以下的說明中,將該些封裝區塊自圖式左側開始依序稱為「區塊A」、「區塊B」、「區塊C」而加以區分。另外,圖4中,半導體晶片100與被封裝體(基板110或其他半導體晶片100)的邊界的粗線表示經正式壓接,虛線表示經暫時壓接。因此,圖4中,區塊A的積層體為經正式壓接的晶片積層體STc,區塊B、C的積層體為暫時壓接後且正式壓接前的暫時積層體STt。圖4表示將區塊B的暫時積層體STt正式壓接時的狀況。Therefore, as described above, the packaging device 10 disclosed in this specification is provided with the irradiation unit 18 under the platform 30, and the substrate 110 is locally heated by the electromagnetic wave 62. FIG. 4 is an imaginary view showing a state where the substrate 110 is partially heated. In addition, in FIG. 4, the thickness of the platform 30, the intermediate body 40, and the substrate 110 is different from the actual thickness for easy understanding, but the platform 30 is actually thicker, and the intermediate body 40 and the substrate 110 are thinner. In addition, three packaging blocks are illustrated in FIG. 4, but in the following description, these packaging blocks are sequentially referred to as "block A", "block B", and "block C" from the left side of the drawing. ". In addition, in FIG. 4, the thick line at the boundary between the semiconductor wafer 100 and the packaged body (the substrate 110 or another semiconductor wafer 100) indicates that it is officially crimped, and the dotted line indicates that it is temporarily crimped. Therefore, in FIG. 4, the laminated body of the block A is a wafer laminated body STc which is formally crimped, and the laminated body of the blocks B and C is a temporary laminated body STt after the provisional crimping and before the formal crimping. FIG. 4 shows a state when the temporary laminated body STt of the block B is formally crimped.

如圖4所示,於將一個暫時積層體STt正式壓接時,利用經加熱至第二溫度T2的封裝頭50將該暫時積層體STt加熱、加壓。另外,對中間體40中與配置有正式壓接對象的暫時積層體STt的區塊B對應的範圍照射電磁波62,利用電磁波62將該與區塊B對應的範圍加熱。As shown in FIG. 4, when temporarily bonding one temporary laminated body STt, the temporary laminated body STt is heated and pressurized by the packaging head 50 heated to the second temperature T2. In addition, the intermediate body 40 is irradiated with an electromagnetic wave 62 to a range corresponding to the block B in which the temporary laminated body STt where the formal crimping target is arranged, and the range corresponding to the block B is heated by the electromagnetic wave 62.

此處,如上文已述,本例中電磁波62為紅外線雷射光,平台30包含使電磁波62透過的材料。另外,於平台30與基板110之間,設有具有容易吸收電磁波62(紅外線雷射光)的吸收層的中間體40。該構成中,若自平台30的下表面側(第二面側)對中間體40中與區塊B對應的範圍照射電磁波62,則該電磁波62透過平台30而被中間體40吸收。被中間體40吸收的電磁波62的能量被變換為熱,將中間體40中電磁波62的照射範圍加熱。而且,中間體40的一部分(照射範圍)經局部地加熱,由此與該中間體40接觸的基板110亦經局部地加熱。Here, as described above, in this example, the electromagnetic wave 62 is infrared laser light, and the platform 30 includes a material that transmits the electromagnetic wave 62. Further, an intermediate body 40 having an absorbing layer that easily absorbs electromagnetic waves 62 (infrared laser light) is provided between the stage 30 and the substrate 110. In this configuration, when an electromagnetic wave 62 is irradiated from the lower surface side (second surface side) of the platform 30 to the range corresponding to the block B in the intermediate body 40, the electromagnetic wave 62 passes through the platform 30 and is absorbed by the intermediate body 40. The energy of the electromagnetic wave 62 absorbed by the intermediate body 40 is converted into heat, and the irradiation range of the electromagnetic wave 62 in the intermediate body 40 is heated. In addition, a part (irradiation range) of the intermediate body 40 is locally heated, so that the substrate 110 in contact with the intermediate body 40 is also locally heated.

此處,如上所述,平台30需要使電磁波62透過,故而平台30較理想為由電磁波62的透過率高的材料所形成。另外,平台30亦期望缺乏傳熱性的材料。其原因在於,防止藉由電磁波62而加熱的中間體40的熱經由平台30而傳熱至其他封裝區塊或外部。為了滿足此種條件,平台30例如較理想為由石英或氟化鋇、氟化鎂、氟化鈣等所構成。Here, as described above, it is necessary for the platform 30 to transmit the electromagnetic wave 62. Therefore, the platform 30 is preferably formed of a material having a high transmittance of the electromagnetic wave 62. In addition, the platform 30 also expects materials that lack heat transfer properties. The reason is that the heat of the intermediate body 40 heated by the electromagnetic wave 62 is prevented from being transferred to other packaging blocks or the outside through the platform 30. To satisfy such a condition, the platform 30 is preferably made of, for example, quartz or barium fluoride, magnesium fluoride, calcium fluoride, or the like.

另外,電磁波62只要透過平台30且被中間體40吸收,則其波長並無特別限定。然而,於波長過短(例如紫外區域)的情形時,生成該波長的光源的輸出通常低。於欲獲得適於加熱的輸出的情形時,電磁波62的波長大於可見光、即為750 nm以上的情況作為光源而理想。然而,當然若能以充分的輸出照射,則電磁波62亦可為可見光(小於750 nm)。The wavelength of the electromagnetic wave 62 is not particularly limited as long as it passes through the platform 30 and is absorbed by the intermediate body 40. However, when the wavelength is too short (for example, in the ultraviolet region), the output of the light source generating the wavelength is usually low. In a case where an output suitable for heating is to be obtained, a case where the wavelength of the electromagnetic wave 62 is larger than visible light, that is, 750 nm or more is preferable as the light source. However, of course, if it can be irradiated with a sufficient output, the electromagnetic wave 62 can also be visible light (less than 750 nm).

電磁波62的照射範圍較理想為與半導體晶片100的外形大致為相同範圍。另外,照射單元18為了僅對所需範圍照射電磁波62,較理想為具有變更電磁波62的照射範圍及照射位置中的至少一者的變更機構。變更機構的構成可想到各種,變更機構例如亦可具有使電磁波源60相對於平台30的位置移動的移動機構。作為該移動機構,例如包含使平台30移動的XY移動機構。另外,變更機構為了僅對所需的照射範圍進行照射,例如亦可如圖4所示般具有光圈63,該光圈63較照射範圍而充分大徑,設於電磁波62的路徑中途,形成有與照射範圍對應的開口。該光圈63亦可根據成為對象的半導體裝置而適當更換。The irradiation range of the electromagnetic wave 62 is preferably substantially the same as the outer shape of the semiconductor wafer 100. In addition, in order to irradiate the electromagnetic wave 62 only to a required range, the irradiation unit 18 preferably has a changing mechanism that changes at least one of the irradiation range and the irradiation position of the electromagnetic wave 62. Various configurations of the changing mechanism are conceivable. For example, the changing mechanism may include a moving mechanism that moves the position of the electromagnetic wave source 60 relative to the platform 30. The moving mechanism includes, for example, an XY moving mechanism that moves the stage 30. In addition, in order to irradiate only the required irradiation range, the changing mechanism may have, for example, an aperture 63 as shown in FIG. The opening corresponding to the irradiation range. The diaphragm 63 may be appropriately replaced according to a target semiconductor device.

另外,作為其他形態,亦可於基板110附近利用較照射範圍而充分小徑的電磁波62對照射範圍進行掃描。為了於基板110附近獲得小徑的電磁波62,可使用出射小徑的平行電磁波(例如平行光)的電磁波源60,亦可使用光學構件(透鏡等)使大徑的電磁波62於基板110周邊聚焦。另外,為了使電磁波62掃描,可移動電磁波源60自身,亦可移動使電磁波62彎曲的反射鏡等。作為移動反射鏡的形態,例如亦可使用利用電流馬達(galvano motor)使兩個以上的反射鏡驅動的電流鏡機構。另外,亦可使用線圈馬達(coil motor)或凸輪(cam)等作為驅動反射鏡或電磁波源60的機構。另外,於自電磁波源60照射的電磁波62的指向性低,電磁波62向各種方向行進的情形時,亦可如圖5所示,設置使電磁波62向所需方向折射並聚光的反射面61。於圖5的例子中,於大致蛋形狀的空洞的內表面蒸鍍金屬等而形成曲面的反射面61,將來自電磁波源60的電磁波62彙聚於既定的一點。In addition, as another form, the irradiation range may be scanned in the vicinity of the substrate 110 by the electromagnetic wave 62 having a sufficiently smaller diameter than the irradiation range. In order to obtain a small-diameter electromagnetic wave 62 near the substrate 110, an electromagnetic wave source 60 that emits a small-diameter parallel electromagnetic wave (eg, parallel light) can be used, and an optical member (lens, etc.) can also be used to focus the large-diameter electromagnetic wave 62 around the substrate 110. . In addition, in order to scan the electromagnetic wave 62, the electromagnetic wave source 60 itself may be moved, and a mirror or the like that bends the electromagnetic wave 62 may be moved. As a form of the moving mirror, for example, a galvano motor may be used to drive a current mirror mechanism that drives two or more mirrors. In addition, a coil motor or a cam may be used as a mechanism for driving the mirror or the electromagnetic wave source 60. In addition, when the directivity of the electromagnetic wave 62 irradiated from the electromagnetic wave source 60 is low and the electromagnetic wave 62 travels in various directions, as shown in FIG. 5, a reflective surface 61 that refracts and condenses the electromagnetic wave 62 in a desired direction may be provided . In the example of FIG. 5, a reflective surface 61 having a curved surface is formed by vapor-depositing a metal or the like on the inner surface of a substantially egg-shaped cavity, and the electromagnetic waves 62 from the electromagnetic wave source 60 are collected at a predetermined point.

另外,作為其他形態,為了僅對所需照射範圍進行照射,亦可使用各種光學構件使電磁波62的分佈(尺寸、形狀等)變化。例如,亦可使用具有幾何學射束成形功能的矩形芯纖(core fiber)。另外,作為其他形態,亦可於電磁波62的路徑中途配置於筒體的內表面貼附有多個反射鏡的萬華鏡(kaleidoscope)。進而,亦可代替所述光學構件,或除此以外使用繞射透鏡或複眼透鏡(fly-eye lens)、其他光學透鏡,使電磁波62的分佈(profile)變化。In addition, as another form, in order to irradiate only a required irradiation range, various optical members may be used to change the distribution (size, shape, etc.) of the electromagnetic wave 62. For example, a rectangular core fiber having a geometric beam forming function may be used. In addition, as another form, a kaleidoscope with a plurality of mirrors attached to the inner surface of the cylinder may be arranged in the middle of the path of the electromagnetic wave 62. Furthermore, a diffraction lens, a fly-eye lens, or another optical lens may be used instead of the optical member, or the profile of the electromagnetic wave 62 may be changed.

另外,圖1中僅圖示有一個電磁波源60,但電磁波源60亦可設有兩個以上,該兩個以上的電磁波源60可彼此為同種電磁波源,亦可為互不相同的種類的電磁波源。另外,自電磁波源60照射的電磁波的波長可大致單一,亦可為具有某程度的幅度的多個波長。另外,電磁波62的功率較理想為可將基板110以所需時間加熱至所需溫度。例如,於將暫時積層體STt一起正式壓接時,期望將最下層的半導體晶片100加熱至與最上層的半導體晶片100相同的溫度。通常,正式壓接的實行時間為幾秒,因此電磁波62較理想為具有於該正式壓接的實行中(幾秒以內)可將基板110加熱至接近第二溫度T2的程度的功率。In addition, only one electromagnetic wave source 60 is shown in FIG. 1, but two or more electromagnetic wave sources 60 may be provided. The two or more electromagnetic wave sources 60 may be the same electromagnetic wave source or different types. Electromagnetic wave source. The wavelength of the electromagnetic wave irradiated from the electromagnetic wave source 60 may be substantially single, or may be a plurality of wavelengths having a certain degree of amplitude. The power of the electromagnetic wave 62 is preferably such that the substrate 110 can be heated to a desired temperature in a required time. For example, when the temporary laminated body STt is formally crimped together, it is desirable to heat the lowermost semiconductor wafer 100 to the same temperature as the uppermost semiconductor wafer 100. Generally, the execution time of formal crimping is several seconds. Therefore, it is desirable that the electromagnetic wave 62 has a power capable of heating the substrate 110 to a level close to the second temperature T2 during the implementation of the formal crimping (within a few seconds).

如上所述,中間體40為至少具有容易吸收電磁波62的吸收層46的板狀構件。圖4中,例示了僅具有容易吸收電磁波62的吸收層46的單層結構的中間體40。再者,於電磁波62為可見光或紅外線的情形時,容易吸收電磁波62的材料例如可列舉:碳、類鑽碳(diamond‐like carbon,DLC)、碳化矽(SiC)、氮化矽(SiN)、氧化鋁(Al2 O3 )、陶瓷、黑色鎳、黑色鉻以及分散有該些吸收材料的樹脂等。As described above, the intermediate body 40 is a plate-shaped member having at least the absorption layer 46 that easily absorbs the electromagnetic wave 62. In FIG. 4, the intermediate body 40 having a single-layer structure including only the absorbing layer 46 that easily absorbs the electromagnetic wave 62 is illustrated. In addition, when the electromagnetic wave 62 is visible light or infrared, the materials that easily absorb the electromagnetic wave 62 include carbon, diamond-like carbon (DLC), silicon carbide (SiC), and silicon nitride (SiN). , Alumina (Al 2 O 3 ), ceramics, black nickel, black chromium, and resins in which these absorbing materials are dispersed.

關於該中間體40,當然期望有效率地吸收所照射的電磁波62。另外,於封裝處理時,期望正式壓接對象的暫時積層體STt(圖4的例子中為區塊B的暫時積層體STt)經加熱,另一方面,期望熱不傳至其他晶片積層體STc以及暫時積層體STt(圖4中的區塊A及區塊C的積層體)。因此,中間體40較理想為熱難以傳至成為對象的區塊以外、或照射範圍以外的結構。Regarding this intermediate body 40, it is of course desirable to efficiently absorb the irradiated electromagnetic waves 62. In addition, during the packaging process, it is desired that the temporary laminated body STt (the temporary laminated body STt of the block B in the example in FIG. 4) to be officially crimped is heated, and on the other hand, it is desirable that heat is not transmitted to other wafer laminated bodies STc And the temporary layered body STt (the layered body of the blocks A and C in FIG. 4). Therefore, it is preferable that the intermediate body 40 has a structure in which heat is hard to be transmitted outside the target block or outside the irradiation range.

具體而言,中間體40如圖6所示,亦可設為以下結構,即,具有抑制面方向上的傳熱的隔熱部42。該隔熱部42例如可為填充有隔熱材料的部位,亦可為由槽或孔形成的間隙部。於將隔熱部42設為由孔形成的間隙的情形時,該孔亦可用作用以吸引保持基板110的吸附孔。Specifically, as shown in FIG. 6, the intermediate body 40 may have a structure that includes a heat-insulating portion 42 that suppresses heat transfer in the surface direction. The heat-insulating portion 42 may be, for example, a portion filled with a heat-insulating material, or may be a gap portion formed by a groove or a hole. When the heat-insulating portion 42 is a gap formed by a hole, the hole can also be used as a suction hole for attracting and holding the substrate 110.

隔熱部42的配設間距可與封裝區塊的配設間距大致相同,亦可與封裝區塊的配設間距相比而充分小。於使隔熱部42的配設間距與封裝區塊的配設間距相同的情形時,隔熱部42為如圖6所示,較理想形成於與封裝區塊的邊界對應的位置。藉由設為該構成,而有效地防止熱向鄰接的封裝區塊、或加熱對象以外的半導體晶片100的輸入。另外,於設為該構成,且由傳熱性高的材料構成中間體40的情形時,於照射對象的區塊中熱容易均等地分散,故而容易將加熱對象的半導體晶片100整體均等地加熱。The arrangement pitch of the heat insulation portion 42 may be substantially the same as the arrangement pitch of the packaging block, or may be sufficiently smaller than the arrangement pitch of the packaging block. When the arrangement pitch of the heat-insulating portion 42 is the same as that of the packaging block, the heat-insulating portion 42 is ideally formed at a position corresponding to the boundary of the packaging block as shown in FIG. 6. With this configuration, it is possible to effectively prevent the input of heat to the adjacent package block or the semiconductor wafer 100 other than the heating target. In addition, when this structure is used and the intermediate body 40 is composed of a material having high heat conductivity, the heat is easily dispersed evenly in the block to be irradiated, so that it is easy to uniformly heat the entire semiconductor wafer 100 to be heated. .

另外,於使隔熱部42的配設間距與封裝區塊的配設間距相比而充分小的情形時,有效地防止向實際照射有電磁波62的範圍以外的傳熱。結果,有效地防止熱向加熱對象以外的半導體晶片100的輸入。另外,於該情形時,無需根據基板110的種類(封裝區塊的配設間距的差異)而更換中間體40,故而中間體40的通用性提高。In addition, in a case where the arrangement pitch of the heat insulation portion 42 is sufficiently small compared to the arrangement pitch of the package block, heat transfer to a range outside the range actually irradiated with the electromagnetic wave 62 is effectively prevented. As a result, the input of heat to the semiconductor wafer 100 other than the heating target is effectively prevented. In addition, in this case, it is not necessary to replace the intermediate body 40 according to the type of the substrate 110 (difference in the arrangement pitch of the package block), and thus the versatility of the intermediate body 40 is improved.

另外,亦可不設置隔熱部42,而使中間體40整體的傳熱性降低。若中間體40的傳熱性低,則難以傳熱至照射有電磁波62的部位以外,故而可有效地防止向對象外的半導體晶片100的熱輸入。作為使中間體40整體的傳熱性降低的方法,只要由低傳熱材料(例如使吸收體分散的樹脂等)構成中間體40即可。另外,作為其他形態,亦可將中間體40的壁厚減薄而降低中間體40整體的傳熱性。In addition, the heat transfer properties of the entire intermediate body 40 may be reduced without providing the heat insulation portion 42. If the heat transfer property of the intermediate body 40 is low, it is difficult to transfer heat to a portion other than the portion where the electromagnetic wave 62 is irradiated, so that heat input to the semiconductor wafer 100 outside the target can be effectively prevented. As a method of reducing the heat transfer property of the entire intermediate body 40, the intermediate body 40 may be formed of a low heat transfer material (for example, a resin in which an absorber is dispersed). In addition, as another embodiment, the wall thickness of the intermediate body 40 may be reduced to reduce the heat transfer properties of the entire intermediate body 40.

另外,至此為止的說明中,將中間體40說明作板狀構件,但中間體40如圖7所示,亦可為被覆平台30的表面的被覆膜44(例如黑體被膜)。於該情形時,平台30的表面亦可為平坦面,但亦可如圖7所示般形成有槽。藉由形成該槽,面方向上的傳熱性降低,可防止向對象外的半導體晶片100的熱輸入。In the description so far, the intermediate body 40 has been described as a plate-shaped member. As shown in FIG. 7, the intermediate body 40 may be a coating film 44 (for example, a black body film) covering the surface of the platform 30. In this case, the surface of the platform 30 may be a flat surface, but a groove may be formed as shown in FIG. 7. By forming this groove, the heat transfer property in the plane direction is reduced, and heat input to the semiconductor wafer 100 outside the target can be prevented.

另外,中間體40亦可設為將多個層於厚度方向上積層的多層結構。例如,中間體40如圖8所示,亦可設為自平台30側起依序積層有隔熱層49、傳熱層48及吸收層46的多層結構。吸收層46為由容易吸收電磁波62的材料所構成的層。傳熱層48為由容易透過電磁波62且傳熱性高的材料所構成。於電磁波62為紅外線的情形時,傳熱層48例如由矽等所形成。關於該傳熱層48,較理想為,較理想為設有抑制向加熱對象外的區域的傳熱的隔熱部42。而且,藉由設置該傳熱層48,即便吸收層46的傳熱性低,亦可於加熱對象範圍內使熱迅速分散,故而可將加熱對象的半導體晶片100整體均等地加熱。The intermediate body 40 may have a multilayer structure in which a plurality of layers are laminated in the thickness direction. For example, as shown in FIG. 8, the intermediate body 40 may have a multilayer structure in which a heat insulation layer 49, a heat transfer layer 48, and an absorption layer 46 are sequentially laminated from the platform 30 side. The absorbing layer 46 is a layer made of a material that easily absorbs electromagnetic waves 62. The heat transfer layer 48 is made of a material that easily transmits electromagnetic waves 62 and has high heat transfer properties. When the electromagnetic wave 62 is infrared, the heat transfer layer 48 is formed of silicon or the like, for example. The heat transfer layer 48 is preferably provided with a heat insulating portion 42 that suppresses heat transfer to a region outside the heating target. In addition, by providing the heat transfer layer 48, even if the heat transfer property of the absorption layer 46 is low, heat can be quickly dissipated within the range to be heated, so that the entire semiconductor wafer 100 to be heated can be uniformly heated.

隔熱層49包含使電磁波62透過、另一方面隔熱性高的材料,例如玻璃等。藉由在傳熱層48與平台30之間配置隔熱層49,而防止吸收層46中產生的熱流出至平台30,可提高熱效率。The heat-insulating layer 49 includes a material that transmits electromagnetic waves 62 and has high heat-insulating properties, such as glass. By disposing a heat insulation layer 49 between the heat transfer layer 48 and the platform 30, the heat generated in the absorption layer 46 is prevented from flowing out to the platform 30, and thermal efficiency can be improved.

另外,於電磁波62包含多個波長的情形時,吸收層46亦可設為具有與各波長分別對應的層的多層結構。例如,於電磁波62包含某波長λ1、λ2、λ3(λ1<λ2<λ3)的電磁波的情形時,吸收層46如圖9所示,亦可設為將吸收感度於波長λ1前後高的第一吸收層46a、吸收感度於波長λ2前後高的第二吸收層46b、及吸收感度於波長λ3前後高的第三吸收層46c積層的多層結構。藉由如此般針對各波段分別設置吸收感度高的吸收層,可更有效率地產生熱。另外,於該情形時,較理想為以越是與長波長對應的吸收層則越遠離平台30的順序積層。所述例子中,較理想為自平台30側起以按第一吸收層46a、第二吸收層46b及第三吸收層46c的順序排列的方式積層。其原因在於,越是長波長的電磁波,傳播過程中的損耗越少,可實現長距離的傳播。In addition, when the electromagnetic wave 62 includes a plurality of wavelengths, the absorption layer 46 may have a multilayer structure having a layer corresponding to each wavelength. For example, when the electromagnetic wave 62 includes electromagnetic waves of a certain wavelength λ1, λ2, λ3 (λ1 <λ2 <λ3), as shown in FIG. A multilayer structure in which an absorbing layer 46a, a second absorbing layer 46b having higher absorption sensitivity before and after the wavelength λ2, and a third absorbing layer 46c having higher absorption sensitivity before and after the wavelength λ3. By providing an absorbing layer having a high absorption sensitivity for each band in this manner, heat can be generated more efficiently. In addition, in this case, it is preferable to stack in the order that the absorption layer corresponding to the long wavelength is further away from the stage 30. In the above-mentioned example, it is preferable that the first absorbent layer 46a, the second absorbent layer 46b, and the third absorbent layer 46c are stacked in the order from the platform 30 side. The reason is that the longer the wavelength of the electromagnetic wave, the less the loss in the propagation process, and the longer the distance can be achieved.

另外,至此為止說明的中間體40的構成可適當組合。例如,圖6、圖7中,將中間體40記載為單層結構,但亦可將圖6、圖7所圖示的中間體40變更為圖8或圖9所示般的多層結構。另外,圖8中,將吸收層46圖示為單層,但圖8的吸收層46亦可進而設為圖9所示般的多層結構。The configurations of the intermediate 40 described so far can be appropriately combined. For example, in FIGS. 6 and 7, the intermediate body 40 is described as a single-layer structure, but the intermediate body 40 illustrated in FIGS. 6 and 7 may be changed to a multilayer structure as shown in FIG. 8 or 9. In addition, although the absorption layer 46 is shown as a single layer in FIG. 8, the absorption layer 46 of FIG. 8 may have a multilayer structure as shown in FIG. 9.

無論如何,藉由在平台30與基板110之間設置吸收電磁波62而發熱的中間體40,即便基板110為容易使電磁波62透過、反射的材質,亦可將基板110局部地加熱。而且,藉由僅於進行正式壓接處理的封裝區塊中進行此種局部加熱(電磁波62的照射),可將最下層的半導體晶片100亦適當地加熱,獲得良好的封裝品質。另外,藉由對進行正式壓接處理的封裝區塊進行局部加熱,可降低積層體內溫度差ΔT,可使構成一個積層體的多個半導體晶片100的封裝品質均一化。In any case, by providing an intermediate body 40 that absorbs electromagnetic waves 62 and generates heat between the platform 30 and the substrate 110, the substrate 110 can be locally heated even if the substrate 110 is a material that easily transmits and reflects electromagnetic waves 62. In addition, by performing such local heating (irradiation of electromagnetic waves 62) only in the packaging block that is subjected to the formal crimping process, the lowermost semiconductor wafer 100 can also be appropriately heated, and good packaging quality can be obtained. In addition, by locally heating the package block subjected to the formal crimping process, the temperature difference ΔT inside the laminate can be reduced, and the package quality of the plurality of semiconductor wafers 100 constituting one laminate can be made uniform.

另一方面,於不進行正式壓接處理的封裝區塊中,不照射電磁波62,故而可有效地防止該封裝區域的溫度上升、甚至並非正式壓接處理的對象的半導體晶片100的由熱引起的劣化或變質。On the other hand, in a package block that is not subjected to a formal crimping process, electromagnetic waves 62 are not irradiated. Therefore, it is possible to effectively prevent the temperature of the package region from rising, and even the semiconductor wafer 100 that is not subject to the informal crimping process due to heat. Degradation or deterioration.

繼而,對使用該封裝裝置10的半導體裝置的製造流程進行說明。於製造半導體裝置的情形時,首先實行將基板110載置於中間體40上的載置步驟。繼而,實行使用封裝頭50於基板110的上表面接合半導體晶片100的接合步驟。該接合步驟進而大致分為暫時壓接步驟與正式壓接步驟。Next, a manufacturing process of a semiconductor device using the packaging device 10 will be described. In the case of manufacturing a semiconductor device, a mounting step of placing the substrate 110 on the intermediate body 40 is performed first. Then, a bonding step of bonding the semiconductor wafer 100 to the upper surface of the substrate 110 using the package head 50 is performed. This bonding step is further roughly divided into a temporary crimping step and a full crimping step.

於暫時壓接步驟中,封裝頭50於所有封裝區塊中將多個半導體晶片100暫時壓接並且積層,形成暫時積層體STt。具體而言,封裝頭50預先加熱至第一溫度T1。於該狀態下,首先使平台30水平移動,將一個封裝區塊34配置於封裝頭50的正下方。繼而,封裝頭50於其前端吸引保持由晶片搬運單元14所搬運的半導體晶片100後下降,將該半導體晶片100載置於被封裝體(基板110或其他半導體晶片100)上,以第一負重F1擠壓。藉此,半導體晶片100的NCF 108軟化,將半導體晶片100暫時壓接。將該暫時壓接作業重覆多次,於一個封裝區塊中形成暫時積層體STt。若於一個封裝區塊中形成了暫時積層體STt,則平台30以另一封裝區塊位於封裝頭50的正下方的方式於水平方向上移動。然後,再次使用封裝頭50進行暫時積層體STt的形成。以下,對所有封裝區塊進行同樣的處理。In the temporary crimping step, the packaging head 50 temporarily crimps and laminates a plurality of semiconductor wafers 100 in all the packaging blocks to form a temporary laminated body STt. Specifically, the package head 50 is heated to the first temperature T1 in advance. In this state, the platform 30 is first moved horizontally, and a packaging block 34 is disposed directly below the packaging head 50. Then, the package head 50 is lowered after attracting and holding the semiconductor wafer 100 carried by the wafer transfer unit 14 at its front end, and placing the semiconductor wafer 100 on the package (substrate 110 or other semiconductor wafer 100) with a first load F1 squeeze. Thereby, the NCF 108 of the semiconductor wafer 100 is softened, and the semiconductor wafer 100 is temporarily crimped. This temporary crimping operation is repeated several times to form a temporary laminated body STt in one package block. If a temporary laminated body STt is formed in one packaging block, the platform 30 moves in a horizontal direction such that the other packaging block is located directly below the packaging head 50. Then, the package head 50 is used again to form the temporary laminated body STt. In the following, the same processing is performed for all package blocks.

若於所有封裝區塊中形成了暫時積層體STt,則繼而實行正式壓接步驟。正式壓接步驟中,對多個暫時積層體STt依序進行正式壓接處理。具體而言,封裝頭50將溫度自第一溫度T1切換至第二溫度T2。另外,於該狀態下使平台30水平移動,將一個封裝區塊配置於封裝頭50的正下方。若成為該狀態,則封裝頭50下降,以第二負重F2對一個暫時積層體STt的上表面加壓。藉此,將構成該一個暫時積層體STt的多個半導體晶片100一起正式壓接。If a temporary laminated body STt is formed in all the packaging blocks, a formal crimping step is then performed. In the formal crimping step, a plurality of temporary laminated bodies STt are sequentially subjected to a formal crimping process. Specifically, the package head 50 switches the temperature from the first temperature T1 to the second temperature T2. In addition, in this state, the platform 30 is moved horizontally, and one packaging block is arranged directly below the packaging head 50. In this state, the package head 50 is lowered, and the upper surface of one temporary laminated body STt is pressed with the second load F2. Thereby, the plurality of semiconductor wafers 100 constituting the one temporary laminated body STt are formally pressure-bonded together.

此處,於該正式壓接處理的同時,亦進行將配置有該一個暫時積層體STt的封裝區塊局部地加熱的加熱步驟。具體而言,對中間體40中與成為對象的封裝區塊(封裝頭50的正下方區域)對應的範圍照射電磁波62,僅將該對應的範圍局部地加熱。藉此,中間體40中對象範圍(照射範圍)的溫度上升,與該中間體40接觸的基板110及基板110上的半導體晶片100亦經加熱。而且,藉此可於暫時積層體STt的上層與下層的溫度差(積層體內溫度差ΔT)小的狀態下進行正式壓接處理。結果,可進一步提高半導體晶片100的封裝品質。Here, at the same time as the formal crimping process, a heating step of locally heating the packaging block in which the one temporary laminated body STt is arranged is also performed. Specifically, the range corresponding to the target package block (the area directly below the package head 50) in the intermediate body 40 is irradiated with the electromagnetic wave 62, and only the corresponding range is locally heated. Thereby, the temperature of the target range (irradiation range) in the intermediate body 40 rises, and the substrate 110 and the semiconductor wafer 100 on the substrate 110 that are in contact with the intermediate body 40 are also heated. In addition, by this, it is possible to perform the main compression bonding process in a state where the temperature difference between the upper layer and the lower layer of the temporary laminated body STt (the internal temperature difference ΔT of the laminated body) is small. As a result, the packaging quality of the semiconductor wafer 100 can be further improved.

若將一個暫時積層體STt正式壓接,則平台30以另一封裝區塊位於封裝頭50的正下方的方式於水平方向上移動。繼而,再次進行使用封裝頭50的暫時積層體STt的加熱加壓、及利用電磁波62的中間體40的局部加熱。然後,若對所有封裝區塊進行同樣的處理,則半導體裝置的製造處理結束。If a temporary laminated body STt is formally crimped, the platform 30 moves in a horizontal direction such that the other packaging block is located directly below the packaging head 50. Then, heating and pressing of the temporary laminated body STt using the package head 50 and local heating of the intermediate body 40 by the electromagnetic wave 62 are performed again. Then, if the same processing is performed on all the package blocks, the manufacturing process of the semiconductor device ends.

如以上的說明所表明,根據本說明書中揭示的半導體裝置的製造方法,藉由對中間體40中與載置有加熱對象的半導體晶片100的封裝區塊34對應的部分照射電磁波62,而利用電磁波62僅將該封裝區塊加熱。藉此,可將加熱對象的半導體晶片100適當加熱,另一方面,可防止熱長時間輸入至並非加熱對象的半導體晶片100。另外,電磁波62被中間體40吸收,故而可與基板110的材料無關地(即便基板110容易吸收、反射電磁波62亦)可靠地局部加熱。As described above, according to the method for manufacturing a semiconductor device disclosed in this specification, a portion of the intermediate body 40 corresponding to the package block 34 on which the semiconductor wafer 100 on which the heating target is placed is irradiated with electromagnetic waves 62 and used. The electromagnetic wave 62 only heats the package block. Thereby, the semiconductor wafer 100 to be heated can be appropriately heated, and on the other hand, heat can be prevented from being input to the semiconductor wafer 100 not to be heated for a long time. In addition, since the electromagnetic wave 62 is absorbed by the intermediate body 40, it can be reliably heated locally regardless of the material of the substrate 110 (even if the substrate 110 is easily absorbed and reflects the electromagnetic wave 62).

再者,至此為止說明的構成均為一例,亦可適當變更。例如,所述說明中,使用包含藍寶石玻璃的基板作為基板110,但如上所述,本說明書中揭示的封裝裝置中,基板110的材質並無限定。The configurations described so far are all examples, and can be changed as appropriate. For example, in the above description, a substrate including sapphire glass is used as the substrate 110. As described above, in the packaging device disclosed in this specification, the material of the substrate 110 is not limited.

另外,所述說明中,僅於將暫時積層體STt一起正式壓接的情形時,利用電磁波62將基板110加熱,但若有必要,則於暫時壓接時亦可利用電磁波62進行加熱。另外,所述說明中,僅例示了將多個半導體晶片100積層封裝的情形,但本說明書中揭示的技術亦當然可應用於不積層封裝的情形。In the above description, the substrate 110 is heated by the electromagnetic wave 62 only when the temporary laminated body STt is formally crimped together. However, if necessary, the substrate 110 may be heated by the electromagnetic wave 62 during the temporary crimping. In addition, in the description, only a case where a plurality of semiconductor wafers 100 are laminated and packaged is exemplified, but the technology disclosed in this specification can of course be applied to a case where no laminate is packaged.

另外,所述說明中,將封裝頭50或照射單元18設為一個,但視需要,該等亦可設置多個,於多個部位同時進行壓接處理或中間體40的利用電磁波62的加熱。In the above description, the package head 50 or the irradiation unit 18 is provided as one. However, if necessary, a plurality of these may be provided, and a crimping process or heating of the intermediate body 40 by electromagnetic waves 62 may be performed at a plurality of locations at the same time. .

10‧‧‧封裝裝置10‧‧‧Packaging device

12‧‧‧晶片供給單元 12‧‧‧ Wafer Supply Unit

14‧‧‧晶片搬運單元 14‧‧‧ Wafer Handling Unit

16‧‧‧接合單元 16‧‧‧Joint Unit

18‧‧‧照射單元 18‧‧‧ irradiation unit

20‧‧‧控制部 20‧‧‧Control Department

22‧‧‧上頂部 22‧‧‧Top

24‧‧‧晶粒拾取器 24‧‧‧ Grain Picker

26‧‧‧移送頭 26‧‧‧ transfer head

28‧‧‧旋轉台 28‧‧‧Turntable

30‧‧‧平台 30‧‧‧platform

40‧‧‧中間體 40‧‧‧ Intermediate

42‧‧‧隔熱部 42‧‧‧Insulation

44‧‧‧被覆膜 44‧‧‧ film

46‧‧‧吸收層 46‧‧‧ Absorptive layer

46a‧‧‧第一吸收層 46a‧‧‧The first absorption layer

46b‧‧‧第二吸收層 46b‧‧‧Second absorption layer

46c‧‧‧第三吸收層 46c‧‧‧Third absorption layer

48‧‧‧傳熱層 48‧‧‧ heat transfer layer

49‧‧‧隔熱層 49‧‧‧ Insulation

50‧‧‧封裝頭 50‧‧‧ package header

60‧‧‧電磁波源 60‧‧‧ electromagnetic wave source

61‧‧‧反射面 61‧‧‧Reflective surface

62‧‧‧電磁波 62‧‧‧ electromagnetic wave

63‧‧‧光圈 63‧‧‧ aperture

100‧‧‧半導體晶片 100‧‧‧ semiconductor wafer

102、104‧‧‧電極端子 102, 104‧‧‧ electrode terminals

106‧‧‧凸塊 106‧‧‧ bump

108‧‧‧非導電性膜(NCF) 108‧‧‧ Non-conductive film (NCF)

110‧‧‧基板 110‧‧‧ substrate

112‧‧‧電極 112‧‧‧electrode

A、B、C‧‧‧區塊 Blocks A, B, C‧‧‧

Ra、Rb‧‧‧旋轉軸 Ra, Rb‧‧‧rotation axis

STc‧‧‧晶片積層體 STc‧‧‧ Wafer Laminate

STt‧‧‧暫時積層體 STt‧‧‧Temporary layered body

TE‧‧‧切割膠帶 TE‧‧‧Cutting Tape

圖1為表示封裝裝置的構成的圖。FIG. 1 is a diagram showing a configuration of a packaging device.

圖2為表示半導體裝置的一例的圖。 FIG. 2 is a diagram showing an example of a semiconductor device.

圖3為表示半導體晶片的一例的圖。 FIG. 3 is a diagram showing an example of a semiconductor wafer.

圖4為表示局部加熱基板的狀況的圖。 FIG. 4 is a diagram showing a state where a substrate is locally heated.

圖5為表示照射單元的另一例的圖。 FIG. 5 is a diagram showing another example of the irradiation unit.

圖6為表示中間體的其他構成的圖。 FIG. 6 is a diagram showing another configuration of the intermediate.

圖7為表示中間體的其他構成的圖。 FIG. 7 is a diagram showing another configuration of the intermediate.

圖8為表示中間體的其他構成的圖。 FIG. 8 is a diagram showing another configuration of the intermediate.

圖9為表示中間體的其他構成的圖。 FIG. 9 is a diagram showing another configuration of the intermediate.

Claims (8)

一種封裝裝置,將半導體晶片接合於基板或其他半導體晶片即被封裝體而製造半導體裝置,且所述封裝裝置的特徵在於包括: 平台,具有第一面、及與所述第一面為相反側的第二面; 中間體,介於所述第一面與所述基板之間; 封裝頭,相對於所述平台而能夠相對移動,將所述半導體晶片接合於所述被封裝體;以及 照射單元,自所述平台的第二面側向所述中間體照射透過所述平台且被所述中間體吸收的電磁波, 藉由所述中間體吸收所述電磁波而將所述基板加熱。A packaging device for manufacturing a semiconductor device by bonding a semiconductor wafer to a substrate or other semiconductor wafer, that is, a packaged body, and the packaging device is characterized by comprising: A platform having a first surface and a second surface opposite to the first surface; An intermediate between the first surface and the substrate; A package head capable of relatively moving with respect to the platform, and bonding the semiconductor wafer to the package body; and An irradiating unit, which irradiates the intermediate body from the second surface side of the platform with electromagnetic waves transmitted through the platform and absorbed by the intermediate body, The substrate is heated by the intermediate body absorbing the electromagnetic wave. 如申請專利範圍第1項所述的封裝裝置,其中所述中間體具有抑制面方向上的傳熱的隔熱部。The packaging device according to item 1 of the scope of patent application, wherein the intermediate body has a heat-insulating portion that suppresses heat transfer in the direction of the surface. 如申請專利範圍第2項所述的封裝裝置,其中所述隔熱部於所述中間體中包含由在水平方向上延伸的槽或孔形成的間隙部。The packaging device according to item 2 of the scope of patent application, wherein the heat insulation portion includes a gap portion formed by a groove or a hole extending in the horizontal direction in the intermediate body. 如申請專利範圍第1項至第3項中任一項所述的封裝裝置,其中所述中間體為自所述第一面側起,依序將吸收所述電磁波的吸收層、使所述電磁波透過且傳熱性高的傳熱層、及包含使所述透過且傳熱性低的材料的隔熱層在厚度方向上積層的多層結構。The package device according to any one of claims 1 to 3, wherein the intermediate body is an absorbing layer that sequentially absorbs the electromagnetic wave from the first surface side, and A heat transfer layer that transmits electromagnetic waves and has high heat transfer properties, and a multilayer structure in which a heat insulation layer including a material that allows the transmission and low heat transfer properties is laminated in the thickness direction. 如申請專利範圍第1項至第4項中任一項所述的封裝裝置,其中所述電磁波包含多個波段, 所述中間體包含將針對所述多個波段分別設置的多個吸收層於厚度方向上積層的多層結構, 所述多個吸收層是以對應的波段越長則越遠離所述平台的方式積層。The package device according to any one of claims 1 to 4, wherein the electromagnetic wave includes a plurality of bands, The intermediate includes a multilayer structure in which a plurality of absorption layers respectively provided for the plurality of wavelength bands are laminated in a thickness direction, The plurality of absorption layers are laminated in such a manner that the longer the corresponding wave band is, the farther away they are from the platform. 如申請專利範圍第1項至第5項中任一項所述的封裝裝置,其中所述基板上熱壓接有多個所述半導體晶片, 所述照射單元包括變更所述電磁波的照射區域、及所述電磁波的照射位置中的至少一者的變更機構。The package device according to any one of claims 1 to 5, wherein a plurality of the semiconductor wafers are thermocompression bonded on the substrate, The irradiation unit includes a changing mechanism that changes at least one of an irradiation area of the electromagnetic wave and an irradiation position of the electromagnetic wave. 如申請專利範圍第1項至第6項中任一項所述的封裝裝置,其中所述封裝頭包括對將多個所述半導體晶片以經暫時壓接的狀態積層的暫時積層體進行加熱而正式壓接的加熱器, 藉由利用所述照射單元照射所述中間體而將所述暫時積層體與所述加熱器一併加熱。The package device according to any one of claims 1 to 6, wherein the package head includes a temporary laminated body that heats a plurality of the semiconductor wafers in a state of temporary compression bonding, and Formally crimped heater, The temporary laminated body is heated together with the heater by irradiating the intermediate body with the irradiation unit. 一種半導體裝置的製造方法,將半導體晶片接合於基板或其他半導體晶片即被封裝體而製造半導體裝置,且所述半導體裝置製造方法的特徵在於包括: 載置步驟,於經載置於平台的第一面的中間體上所述基板; 接合步驟,利用相對於所述平台而能夠相對移動的封裝頭,將所述半導體晶片接合於所述被封裝體;以及 中間體加熱步驟,於所述接合步驟的至少一部分的同時,自隔著所述平台而配置於所述封裝頭的相反側的照射單元,照射被所述中間體吸收且透過所述平台的電磁波,藉此將所述中間體加熱。A method for manufacturing a semiconductor device, in which a semiconductor wafer is bonded to a substrate or another semiconductor wafer, that is, a package, to manufacture a semiconductor device, and the method for manufacturing a semiconductor device is characterized by comprising: A step of placing the substrate on the intermediate body placed on the first side of the platform; A bonding step of bonding the semiconductor wafer to the packaged body using a packaging head that is relatively movable with respect to the platform; and The intermediate body heating step irradiates the electromagnetic wave absorbed by the intermediate body and transmitted through the platform from an irradiation unit disposed on the opposite side of the package head across the platform while at least a part of the bonding step. Thereby, the intermediate is heated.
TW107133910A 2017-09-28 2018-09-26 Packaging device and method for manufacturing semiconductor device TWI690036B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017188235 2017-09-28
JP2017-188235 2017-09-28

Publications (2)

Publication Number Publication Date
TW201921611A true TW201921611A (en) 2019-06-01
TWI690036B TWI690036B (en) 2020-04-01

Family

ID=65903716

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107133910A TWI690036B (en) 2017-09-28 2018-09-26 Packaging device and method for manufacturing semiconductor device

Country Status (3)

Country Link
JP (1) JP2019068069A (en)
TW (1) TWI690036B (en)
WO (1) WO2019065473A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI749767B (en) * 2019-09-18 2021-12-11 德商紐豹有限責任合資公司 Component processing apparatus and method of processing component

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6053095A (en) * 1983-09-02 1985-03-26 株式会社日立製作所 Method of heating solder connection
JP3013589B2 (en) * 1992-04-13 2000-02-28 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
JP4191109B2 (en) * 2004-07-22 2008-12-03 パナソニック株式会社 Reflow soldering apparatus and method, and substrate holding plate
JP5291351B2 (en) 2008-02-01 2013-09-18 ヤフー株式会社 Evaluation expression extraction method, evaluation expression extraction device, and evaluation expression extraction program
KR20110076876A (en) * 2008-10-31 2011-07-06 도레이 카부시키가이샤 Method and apparatus for bonding electronic component and flexible film substrate
JP6053095B2 (en) 2012-01-10 2016-12-27 本田技研工業株式会社 Control device for automatic transmission for vehicle

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI749767B (en) * 2019-09-18 2021-12-11 德商紐豹有限責任合資公司 Component processing apparatus and method of processing component

Also Published As

Publication number Publication date
WO2019065473A1 (en) 2019-04-04
TWI690036B (en) 2020-04-01
JP2019068069A (en) 2019-04-25

Similar Documents

Publication Publication Date Title
TWI684256B (en) System and method for laser assisted bonding of semiconductor die
US10483228B2 (en) Apparatus for bonding semiconductor chip and method for bonding semiconductor chip
TWI652743B (en) Packaging device for semiconductor wafer and manufacturing method of semiconductor device
JP6384937B1 (en) Light emitting device and manufacturing method thereof
KR102608011B1 (en) Flip Chip Bonding Apparatus and Solder Ball Bonding Apparatus Using VCSEL Device
TWI656934B (en) Laser bonding apparatus
JP2020044576A (en) Laser reflow device of electronic component with thickness of micron level
WO2018143222A1 (en) Semiconductor chip mounting apparatus and semiconductor chip mounting method
JP6802583B2 (en) Manufacturing method of mounting equipment and semiconductor equipment
TWI690036B (en) Packaging device and method for manufacturing semiconductor device
KR20110026671A (en) Solder reflow apparatus
JP2008166767A (en) Apparatus and method for mounting silicon ingot
JP2007142176A (en) Manufacturing method of optical module
US20210043478A1 (en) Pressure heating apparatus
JP2020065004A (en) Mounting apparatus and manufacturing method of semiconductor device
JP7396830B2 (en) Pressure heating device
KR102174930B1 (en) Laser pressure head module of laser reflow equipment
JP2007305737A (en) Manufacturing method of optical module
JP2003234482A (en) Method for manufacturing optical semiconductor device