TW201824838A - Synchronous transmission device and synchronous transmission method - Google Patents
Synchronous transmission device and synchronous transmission method Download PDFInfo
- Publication number
- TW201824838A TW201824838A TW106133443A TW106133443A TW201824838A TW 201824838 A TW201824838 A TW 201824838A TW 106133443 A TW106133443 A TW 106133443A TW 106133443 A TW106133443 A TW 106133443A TW 201824838 A TW201824838 A TW 201824838A
- Authority
- TW
- Taiwan
- Prior art keywords
- endpoint
- node
- item
- data transmission
- memory access
- Prior art date
Links
Landscapes
- Information Transfer Systems (AREA)
Abstract
Description
本案是有關於一種同步傳輸裝置。 This case is related to a synchronous transmission device.
對於連接至同一通訊埠的多個端點(Endpoint),於資料傳輸時,通常是根據行程列表(Schedule list)依序進行端點的資料傳輸。亦即,當一筆資料傳輸完成之後,下一筆資料傳輸才能開始進行,導致資料傳輸的效率難以提升。 For multiple endpoints connected to the same communication port, when data is transmitted, the data transmission of the endpoint is usually performed in sequence according to the schedule list. That is to say, when a data transmission is completed, the next data transmission can be started, which makes the efficiency of data transmission difficult to improve.
本揭示內容之一態樣是關於一種同步傳輸裝置,其包含第一通訊埠、第一匯流排項目(Bus instance)與第二匯流排項目。第一通訊埠連接第一端點(Endpoint)與第二端點。第一匯流排項目用以根據第一時程列表(Schedule list)之第一節點以進行與第一端點之第一資料傳輸。第一時程列表之第一節點對應第一端點,第一匯流排項目對應第一通訊埠設置。當該第一資料傳輸進行時,第 一匯流排項目更用以判斷第二匯流排項目是否閒置。當判斷第二匯流排項目閒置時,第一匯流排項目根據第一時程列表之第二節點控制第二匯流排項目以進行與第二端點之第二資料傳輸。第一時程列表之第二節點對應第二端點。 One aspect of the present disclosure is directed to a synchronous transmission apparatus including a first communication port, a first bus instance, and a second bus item. The first communication port connects the first endpoint (Endpoint) with the second endpoint. The first bus line item is configured to perform first data transmission with the first end point according to the first node of the first schedule list. The first node of the first time-history list corresponds to the first end point, and the first bus line item corresponds to the first communication port setting. When the first data transmission is performed, the first bus line item is further used to judge whether the second bus line item is idle. When it is determined that the second busbar item is idle, the first busbar item controls the second busbar item according to the second node of the first time-history list to perform the second data transmission with the second endpoint. The second node of the first time history list corresponds to the second end point.
本揭示內容之另一態樣是關於一種同步傳輸方法,其包含以下步驟。藉由第一匯流排項目,根據第一時程列表之第一節點以進行與第一端點之第一資料傳輸。第一時程列表之第一節點對應第一端點。藉由第一匯流排項目,當第一資料傳輸進行時,判斷第二匯流排項目是否閒置。藉由第一匯流排項目,當判斷第二匯流排項目閒置時,根據第一時程列表之第二節點控制第二匯流排項目以進行與第二端點之第二資料傳輸。第一時程列表之第二節點對應第二端點,第一通訊埠連接第一端點與第二端點,第一匯流排項目對應第一通訊埠設置。 Another aspect of the present disclosure is directed to a synchronous transmission method that includes the following steps. The first data transmission with the first endpoint is performed according to the first node of the first time schedule by the first bus item. The first node of the first time history list corresponds to the first endpoint. With the first bus line item, when the first data transmission is performed, it is determined whether the second bus line item is idle. With the first busbar item, when it is determined that the second busbar item is idle, the second busbar item is controlled according to the second node of the first time-history list to perform second data transmission with the second endpoint. The second node of the first time-history list corresponds to the second end point, the first communication port is connected to the first end point and the second end point, and the first bus bar item corresponds to the first communication port setting.
綜上所述,當一端點的資料傳輸進行時,同步傳輸裝置可利用閒置的匯流排項目根據時程列表進行與另一端點的資料傳輸,因此可達到同步傳輸的效果,進而提升資料傳輸的效率。 In summary, when an end point data transmission is performed, the synchronous transmission device can use the idle bus line item to perform data transmission with another end point according to the time-history list, thereby achieving the effect of synchronous transmission, thereby improving data transmission. effectiveness.
以下將以實施方式對上述之說明作詳細的描述,並對本揭示內容之技術方案提供更進一步的解釋。 The above description will be described in detail in the following embodiments, and further explanation of the technical solutions of the present disclosure is provided.
100‧‧‧同步傳輸裝置 100‧‧‧Synchronous transmission device
110‧‧‧第一匯流排項目 110‧‧‧First Busbar Project
111A、111B‧‧‧第一排程器 111A, 111B‧‧‧First Scheduler
112A、112B‧‧‧第一直接記憶體存取單元 112A, 112B‧‧‧ first direct memory access unit
113A、113B‧‧‧第一協定單元 113A, 113B‧‧‧ first agreement unit
120‧‧‧第二匯流排項目 120‧‧‧Second busbar project
121A、121B‧‧‧第二排程器 121A, 121B‧‧‧Second Scheduler
122A、122B‧‧‧第二直接記憶體存取單元 122A, 122B‧‧‧Second direct memory access unit
123A、123B‧‧‧第二協定單元 123A, 123B‧‧‧Second Agreement Unit
130‧‧‧第一通訊埠 130‧‧‧First Communication埠
131‧‧‧鏈結埠 131‧‧‧Links
132‧‧‧根埠 132‧‧‧root
140‧‧‧第二通訊埠 140‧‧‧Second Communications埠
141‧‧‧鏈結埠 141‧‧‧ Linkage
142‧‧‧根埠 142‧‧‧root
150‧‧‧記憶體 150‧‧‧ memory
151‧‧‧韌體 151‧‧‧ Firmware
160‧‧‧仲裁單元 160‧‧‧ Arbitration Unit
170‧‧‧集線器 170‧‧‧ hub
171‧‧‧第一端點 171‧‧‧ first endpoint
172‧‧‧第二端點 172‧‧‧second endpoint
180‧‧‧集線器 180‧‧‧ hub
181‧‧‧第三端點 181‧‧‧ third endpoint
182‧‧‧第四端點 182‧‧‧ fourth endpoint
190‧‧‧中央處理單元 190‧‧‧Central Processing Unit
200‧‧‧第一時程列表 200‧‧‧First time schedule list
210、220、230、240‧‧‧節點 210, 220, 230, 240‧‧‧ nodes
300‧‧‧第二時程列表 300‧‧‧second time schedule list
310、320、330、340‧‧‧節點 310, 320, 330, 340‧‧‧ nodes
400‧‧‧同步傳輸方法 400‧‧‧Synchronous transmission method
S401~S404‧‧‧步驟 S401~S404‧‧‧Steps
為讓本揭示內容之上述和其他目的、特徵、優點與實施例能更明顯易懂,所附圖示之說明如下: 第1圖係根據本揭示內容一實施例繪示之同步傳輸裝置之示意圖;第2圖係根據本案一實施例繪示之第一時程列表之示意圖;第3圖係根據本案一實施例繪示之第二時程列表之示意圖;以及第4圖係根據本案一實施例繪示之同步傳輸方法流程圖。 The above and other objects, features, advantages and embodiments of the present disclosure will become more apparent and understood. 2 is a schematic diagram of a first time-history list according to an embodiment of the present invention; FIG. 3 is a schematic diagram of a second time-history list according to an embodiment of the present invention; and FIG. 4 is a first embodiment according to the present invention. A flow chart of a synchronous transmission method is illustrated.
當一元件被稱為「連接」或「耦接」至另一元件時,它可以為直接連接或耦接至另一元件,又或是其中有一額外元件存在。相對的,當一元件被稱為「直接連接」或「直接耦接」至另一元件時,其中是沒有額外元件存在。 When an element is referred to as being "connected" or "coupled" to another element, it can be either directly connected or coupled to the other element or an additional element. In contrast, when an element is referred to as being "directly connected" or "directly coupled" to another element, no additional element is present.
關於本文中所使用之「第一」、「第二」、…等,並非特別指稱次序或順位的意思,亦非用以限定本案,其僅僅是為了區別以相同技術用語描述的元件或操作而已。 The terms “first”, “second”, etc. used in this document are not specifically meant to refer to the order or order, nor are they used to limit the case, but merely to distinguish between components or operations described in the same technical terms. .
請參考第1圖,第1圖係根據本揭示內容一實施例繪示之同步傳輸裝置100之示意圖。同步傳輸裝置100包含第一匯流排項目(Bus instance)110、第二匯流排項目120、仲裁單元160、第一通訊埠130與第二通訊埠140。第一匯流排項目110對應第一通訊埠130設置,第二匯流排項目120對應第二通訊埠140設置。 Please refer to FIG. 1 , which is a schematic diagram of a synchronous transmission device 100 according to an embodiment of the present disclosure. The synchronous transmission device 100 includes a first bus instance 110, a second bus item 120, an arbitration unit 160, a first communication port 130, and a second communication port 140. The first bus bar item 110 corresponds to the first communication port 130, and the second bus bar item 120 corresponds to the second communication port 140.
第1圖所示的第一匯流排項目110、第二匯流排 項目120、第一通訊埠130與第二通訊埠140的數目僅為舉例,同步傳輸裝置100可包含其他數目的匯流排項目與通訊埠。於一實施例中,同步傳輸裝置100包含複數個通訊埠與對應設置的複數個匯流排項目,並且通訊埠的數目與匯流排項目的數目相同。 The number of the first bus bar item 110, the second bus bar item 120, the first communication port 130, and the second communication port 140 shown in FIG. 1 is only an example, and the synchronous transmission device 100 may include other numbers of bus bar items and Communication 埠. In an embodiment, the synchronous transmission device 100 includes a plurality of communication ports and corresponding plurality of bus bar items, and the number of communication ports is the same as the number of bus bar items.
於一實施例中,第一匯流排項目110包含第一排程器(Scheduler)111A、111B、第一直接記憶體存取(Direct memory access,DMA)單元112A、112B與第一協定單元113A、113B。第一直接記憶體存取單元112A連接第一協定單元113A,第一直接記憶體存取單元112B連接第一協定單元113B。第二匯流排項目120包含第二排程器121A、121B、第二直接記憶體存取單元122A、122B與第二協定單元123A、123B。第二直接記憶體存取單元122A連接第二協定單元123A,第二直接記憶體存取單元122B連接第二協定單元123B。 In an embodiment, the first bus bar item 110 includes a first scheduler 111A, 111B, a first direct memory access (DMA) unit 112A, 112B, and a first protocol unit 113A, 113B. The first direct memory access unit 112A is connected to the first protocol unit 113A, and the first direct memory access unit 112B is connected to the first protocol unit 113B. The second bus bar item 120 includes second schedulers 121A, 121B, second direct memory access units 122A, 122B, and second protocol units 123A, 123B. The second direct memory access unit 122A is connected to the second protocol unit 123A, and the second direct memory access unit 122B is connected to the second protocol unit 123B.
於一實施例中,第一排程器111A可以是輸出排程器,第一排程器111B可以是輸入排程器,第一直接記憶體存取單元112A可以是輸出直接記憶體存取引擎(DMA engine),第一直接記憶體存取單元112B可以是輸入直接記憶體存取引擎,第一協定單元113A可以是傳送協定單元,第一協定單元113B可以是接收協定單元。類似地,第二排程器121A可以是輸出排程器,第二排程器121B可以是輸入排程器,第二直接記憶體存取單元122A可以是輸出直接記憶體存取引擎,第二直接記憶體存取單元122B可以是 輸入直接記憶體存取引擎,第二協定單元123A可以是傳送協定單元,第二協定單元123B可以是接收協定單元。 In one embodiment, the first scheduler 111A may be an output scheduler, the first scheduler 111B may be an input scheduler, and the first direct memory access unit 112A may be an output direct memory access engine. (DMA engine), the first direct memory access unit 112B may be an input direct memory access engine, the first protocol unit 113A may be a transfer protocol unit, and the first protocol unit 113B may be a receive protocol unit. Similarly, the second scheduler 121A may be an output scheduler, the second scheduler 121B may be an input scheduler, the second direct memory access unit 122A may be an output direct memory access engine, and second The direct memory access unit 122B may be an input direct memory access engine, the second protocol unit 123A may be a transfer protocol unit, and the second protocol unit 123B may be a receive protocol unit.
於一實施例中,第一排程器111A、111B、第一直接記憶體存取單元112A、112B、第二排程器121A、121B、第二直接記憶體存取單元122A、122B可依擴展主控制器介面(Extensible host controller interface,xHCI)規範運作,第一協定單元113A、113B、第二協定單元123A、123B、仲裁單元160可依通用序列匯流排協定(Universal Serial Bus protocol,USB 3.1 protocol)規範運作。於一實施例中,仲裁單元160可以是仲裁器(Arbitrator)。 In one embodiment, the first schedulers 111A, 111B, the first direct memory access units 112A, 112B, the second schedulers 121A, 121B, and the second direct memory access units 122A, 122B may be expanded. The Extensible Host Controller Interface (xHCI) specification operates. The first protocol unit 113A, 113B, the second protocol unit 123A, 123B, and the arbitration unit 160 can be in accordance with the Universal Serial Bus protocol (USB 3.1 protocol). ) Standard operation. In an embodiment, the arbitration unit 160 can be an arbitrator.
於一實施例中,第一通訊埠130包含鏈結埠(Link port)131與根埠(Root port)132,第二通訊埠140包含鏈結埠141與根埠142。鏈結埠131、141位於資料鏈結層(Data link layer),根埠132、142位於實體層(Physical layer)。第一通訊埠130的根埠132透過集線器170連接第一端點(Endpoint)171與第二端點172,第二通訊埠140的根埠142透過集線器180連接第三端點181與第四端點182。第一端點171與第二端點172可以是相同或不同裝置,第三端點181與第四端點182可以是相同或不同裝置。於一實施例中,集線器170、180可以是USB 3.1集線器,第一端點171、第二端點172、第三端點181與第四端點182可以是USB 3.1裝置、USB 3.0裝置。 In one embodiment, the first communication port 130 includes a link port 131 and a root port 132, and the second port 140 includes a link node 141 and a root port 142. The links 、131, 141 are located in the data link layer, and the roots 132, 142 are located in the physical layer (Physical layer). The root port 132 of the first communication port 130 is connected to the first end point 171 and the second end point 172 through the hub 170, and the root port 142 of the second communication port 140 is connected to the third end point 181 and the fourth end through the hub 180. Point 182. The first endpoint 171 and the second endpoint 172 may be the same or different devices, and the third endpoint 181 and the fourth endpoint 182 may be the same or different devices. In one embodiment, the hubs 170, 180 may be USB 3.1 hubs, and the first endpoint 171, the second endpoint 172, the third endpoint 181, and the fourth endpoint 182 may be USB 3.1 devices, USB 3.0 devices.
以下以同步傳輸裝置100輸出資料至第一端點 171與第二端點172為例進行說明。請參考第1圖與第2圖。第2圖係根據本案一實施例繪示之第一時程列表200之示意圖。第一時程列表200包含第一節點210、第二節點220、第三節點230與第四節點240,其中第一節點210與第三節點230對應第一端點171,第二節點220與第四節點240對應第二端點172,亦即第一時程列表200內的相鄰兩節點分別對應至不同端點。於一實施例中,上述第一節點210、第三節點230可以表示與第一端點171進行的通訊且/或動作,例如第一時程列表200的第一節點210可以表示傳送資料至第一端點171(例如USB 3.1裝置、USB 3.0裝置),第一時程列表200的第二節點220可以表示傳送資料至第二端點172(例如USB 3.1裝置、USB 3.0裝置),但本揭示內容不以此為限。於一實施例中,韌體151儲存於記憶體150(例如程式隨機存取記憶體(Prgram random access memory))內,並且中央處理單元(Central processing unit,CPU)190執行韌體151以將分別對應第一端點171、第二端點172之兩節點安排為相鄰節點以產生第一時程列表200。如第1圖所示,第一端點171與第二端點172對應於不同連接路徑。 Hereinafter, the synchronous transmission device 100 outputs the data to the first end point 171 and the second end point 172 as an example for description. Please refer to Figure 1 and Figure 2. FIG. 2 is a schematic diagram of a first time schedule list 200 according to an embodiment of the present disclosure. The first time-history list 200 includes a first node 210, a second node 220, a third node 230, and a fourth node 240, where the first node 210 and the third node 230 correspond to the first endpoint 171, and the second node 220 The four nodes 240 correspond to the second endpoint 172, that is, the adjacent two nodes in the first schedule entry 200 respectively correspond to different endpoints. In an embodiment, the first node 210 and the third node 230 may represent communication and/or actions with the first endpoint 171. For example, the first node 210 of the first schedule 200 may indicate that the data is transmitted to the first node. An endpoint 171 (eg, a USB 3.1 device, a USB 3.0 device), the second node 220 of the first schedule 200 can represent the transfer of data to the second endpoint 172 (eg, a USB 3.1 device, a USB 3.0 device), but the disclosure The content is not limited to this. In one embodiment, the firmware 151 is stored in the memory 150 (for example, a program random access memory (Prgram random access memory)), and the central processing unit (CPU) 190 executes the firmware 151 to Two nodes corresponding to the first endpoint 171 and the second endpoint 172 are arranged as neighboring nodes to generate a first schedule entry 200. As shown in FIG. 1, the first endpoint 171 and the second endpoint 172 correspond to different connection paths.
於另一實施例中,第一通訊埠130連接複數個端點(包含但不限於第一端點171與第二端點172),中央處理單元190執行韌體151以根據該些端點產生第一時程列表200。於一實施例中,中央處理單元190執行韌體151以將分別對應該些端點其中兩者之兩節點安排為相鄰節點以 產生第一時程列表200。 In another embodiment, the first communication port 130 is connected to a plurality of endpoints (including but not limited to the first endpoint 171 and the second endpoint 172), and the central processing unit 190 executes the firmware 151 to generate the firmware according to the endpoints. The first time schedule list 200. In one embodiment, central processing unit 190 executes firmware 151 to arrange two nodes, respectively, corresponding to some of the endpoints as neighboring nodes to generate first time-history list 200.
請參考第4圖。第4圖係根據本案一實施例繪示之同步傳輸方法400流程圖。同步傳輸方法400具有多個步驟S401~S404,其可應用於如第1圖所示的同步傳輸裝置100。在上述實施例中所提及的步驟,除特別敘明其順序者外,均可依實際需要調整其前後順序,甚至可同時或部分同時執行。 Please refer to Figure 4. FIG. 4 is a flow chart of a synchronous transmission method 400 according to an embodiment of the present disclosure. The synchronous transmission method 400 has a plurality of steps S401 to S404 which are applicable to the synchronous transmission device 100 as shown in FIG. 1. The steps mentioned in the above embodiments can be adjusted according to actual needs, and can be performed simultaneously or partially simultaneously, unless otherwise specified.
於步驟S401,第一匯流排項目110根據第一時程列表200的第一節點210以進行與第一端點171的第一資料傳輸,亦即傳送第一資料至第一端點171。於一實施例中,第一排程器111A用以根據第一時程列表200的第一節點210控制第一直接記憶體存取單元112A從記憶體(未繪示)獲取資料,並控制第一協定單元113A將上述資料依主機端的傳送協定處理為封包以透過仲裁單元160與第一通訊埠130傳送至第一端點171,而完成與第一端點171的第一資料傳輸。 In step S401, the first bus item 110 performs the first data transmission with the first endpoint 171 according to the first node 210 of the first schedule entry 200, that is, transmits the first data to the first endpoint 171. In an embodiment, the first scheduler 111A is configured to control the first direct memory access unit 112A to acquire data from a memory (not shown) according to the first node 210 of the first schedule 200, and control the first A protocol unit 113A processes the data according to the host-side transfer protocol as a packet to transmit to the first endpoint 171 through the arbitration unit 160 and the first communication port 130, and completes the first data transmission with the first endpoint 171.
當第一資料傳輸進行時,第一匯流排項目110判斷第二匯流排項目120是否閒置(步驟S402)。當判斷第二匯流排項目120閒置時,第一匯流排項目110根據第一時程列表200的第二節點220控制第二匯流排項目120以進行與第二端點172的第二資料傳輸(步驟S403)。反之,若判斷第二匯流排項目120並非閒置時,第一匯流排項目110則不會利用第二匯流排項目120進行第二資料傳輸,亦即結束同步傳輸方法(步驟S404)。於一實施例中,第一 排程器111A判斷第二直接記憶體存取單元122A是否閒置。當判斷第二直接記憶體存取單元122A閒置時,根據第一時程列表200的第二節點220控制第二直接記憶體存取單元122A從記憶體(未繪示)獲取資料,並控制第二協定單元123A將上述資料依主機端的傳送協定處理為封包以透過仲裁單元160與第一通訊埠130傳送至第二端點172,而完成與第二端點172的第二資料傳輸。同步傳輸裝置100從第一端點171與第二端點172接收資料的情況亦類似上述實作方式,此處不再重複敘述。類似地,第一時程列表200的第三節點230、第四節點240的資料傳輸亦可利用閒置的第二匯流排項目120以達到同步傳輸,此處不再重複敘述。 When the first data transmission is performed, the first bus line item 110 determines whether the second bus line item 120 is idle (step S402). When it is determined that the second bus bar item 120 is idle, the first bus bar item 110 controls the second bus bar item 120 according to the second node 220 of the first time schedule list 200 to perform second data transmission with the second end point 172 ( Step S403). On the other hand, if it is determined that the second bus bar item 120 is not idle, the first bus bar item 110 does not use the second bus bar item 120 for the second data transmission, that is, ends the synchronous transmission method (step S404). In one embodiment, the first scheduler 111A determines whether the second direct memory access unit 122A is idle. When it is determined that the second direct memory access unit 122A is idle, the second direct memory access unit 122A controls the second direct memory access unit 122A to acquire data from the memory (not shown) according to the second node 220 of the first time history list 200, and controls the first The second protocol unit 123A processes the above data into a packet according to the host-side transfer protocol to transmit to the second endpoint 172 through the arbitration unit 160 and the first communication port 130, and completes the second data transmission with the second endpoint 172. The case where the synchronous transmission device 100 receives the data from the first endpoint 171 and the second endpoint 172 is also similar to the above implementation manner, and the description thereof will not be repeated here. Similarly, the data transmission of the third node 230 and the fourth node 240 of the first time schedule 200 may also utilize the idle second bus item 120 to achieve synchronous transmission, which is not repeated herein.
當與第一端點171的第一資料傳輸進行時,第一匯流排項目110可利用閒置的第二匯流排項目120進行與第二端點172的第二資料傳輸,達到同步傳輸的效果,因此第一資料傳輸可依第一端點171的最高速度傳輸,第二資料傳輸可依第二端點172的最高速度傳輸。於一實施例中,集線器170為USB 3.1集線器,第一端點171與第二端點172均為USB 3.0裝置,因此第一資料傳輸的速度可達到5G bits/s,第二資料傳輸的速度可達到5G bits/s。 When the first data transmission with the first endpoint 171 is performed, the first bus line item 110 can perform the second data transmission with the second endpoint 172 by using the idle second bus line item 120 to achieve the effect of synchronous transmission. Thus, the first data transmission can be transmitted at the highest speed of the first endpoint 171, and the second data transmission can be transmitted at the highest speed of the second endpoint 172. In one embodiment, the hub 170 is a USB 3.1 hub, and the first endpoint 171 and the second endpoint 172 are both USB 3.0 devices, so the speed of the first data transmission can reach 5 G bits/s, and the speed of the second data transmission. Can reach 5G bits/s.
於另一實施例中,第二匯流排項目120亦可利用閒置的第一匯流排項目110來進行第三端點181與第四端點182的資料傳輸,以達到同步傳輸的效果。 In another embodiment, the second busbar item 120 can also use the idle first busbar item 110 to perform data transmission of the third endpoint 181 and the fourth endpoint 182 to achieve the effect of synchronous transmission.
以下以同步傳輸裝置100輸出資料至第三端點181與第四端點182為例進行說明。請參考第1圖與第3圖。 第3圖係根據本案一實施例繪示之第二時程列表300之示意圖。第二時程列表300包含第一節點310、第二節點320、第三節點330與第四節點340,其中第一節點310與第三節點330對應第三端點181,第二節點320與第四節點340對應第四端點182,亦即第二時程列表300內的相鄰兩節點分別對應至不同端點。於一實施例中,上述第一節點310、第三節點330可以表示與第三端點181進行的通訊且/或動作,例如第二時程列表300的第一節點310可以表示傳送資料至第一端點171(例如USB 3.1裝置、USB 3.0裝置),第二時程列表300的第二節點320可以表示傳送資料至第四端點182(例如USB 3.1裝置、USB 3.0裝置),但本揭示內容不以此為限。於一實施例中,中央處理單元190執行韌體151以將分別對應第三端點181、第四端點182之兩節點安排為相鄰節點以產生第二時程列表300。如第1圖所示,第三端點181與第四端點182對應於不同連接路徑。 The following describes an example in which the synchronous transmission device 100 outputs data to the third terminal 181 and the fourth terminal 182 as an example. Please refer to Figures 1 and 3. FIG. 3 is a schematic diagram of a second time schedule list 300 according to an embodiment of the present disclosure. The second time-history list 300 includes a first node 310, a second node 320, a third node 330, and a fourth node 340, where the first node 310 and the third node 330 correspond to the third endpoint 181, and the second node 320 The four nodes 340 correspond to the fourth endpoint 182, that is, the adjacent two nodes in the second schedule 300 correspond to different endpoints respectively. In an embodiment, the first node 310 and the third node 330 may represent communication and/or actions with the third endpoint 181. For example, the first node 310 of the second schedule 300 may indicate that the data is transmitted to the first node 310. An endpoint 171 (eg, a USB 3.1 device, a USB 3.0 device), the second node 320 of the second schedule 300 can represent the transfer of data to the fourth endpoint 182 (eg, a USB 3.1 device, a USB 3.0 device), but the disclosure The content is not limited to this. In an embodiment, the central processing unit 190 executes the firmware 151 to arrange two nodes corresponding to the third endpoint 181 and the fourth endpoint 182 as adjacent nodes to generate the second schedule list 300. As shown in FIG. 1, the third endpoint 181 and the fourth endpoint 182 correspond to different connection paths.
於另一實施例中,第二通訊埠140連接複數個端點(包含但不限於第三端點181與第四端點182),中央處理單元190執行韌體151以根據該些端點產生第二時程列表300。於一實施例中,同步傳輸裝置100執行韌體151以將分別對應該些端點其中兩者之兩節點安排為相鄰節點以產生第二時程列表300。 In another embodiment, the second communication port 140 is connected to a plurality of endpoints (including but not limited to the third endpoint 181 and the fourth endpoint 182), and the central processing unit 190 executes the firmware 151 to generate the firmware according to the endpoints. The second time schedule list 300. In one embodiment, the isochronous transfer device 100 executes the firmware 151 to arrange two nodes respectively corresponding to the two of the endpoints as neighboring nodes to generate the second schedule list 300.
於一實施例中,第二匯流排項目120根據第二時程列表300的第一節點310以進行與第三端點181的第三資料傳輸,亦即傳送第三資料至第三端點181。於一實施例 中,第二排程器121A用以根據第二時程列表300的第一節點310控制第二直接記憶體存取單元122A從記憶體(未繪示)獲取資料,並控制第二協定單元123A將上述資料依主機端的傳送協定處理為封包以透過仲裁單元160與第二通訊埠140傳送至第三端點181,而完成與第三端點181的第三資料傳輸。 In an embodiment, the second bus item 120 performs the third data transmission with the third endpoint 181 according to the first node 310 of the second schedule 300, that is, transmits the third data to the third endpoint 181. . In an embodiment, the second scheduler 121A is configured to control the second direct memory access unit 122A to acquire data from a memory (not shown) according to the first node 310 of the second schedule 300, and control the first The second protocol unit 123A processes the above data into a packet according to the host-side transfer protocol to transmit to the third endpoint 181 through the arbitration unit 160 and the second communication port 140, and completes the third data transmission with the third endpoint 181.
當第三資料傳輸進行時,第二匯流排項目120判斷第一匯流排項目110是否閒置。當判斷第一匯流排項目110閒置時,第二匯流排項目120根據第二時程列表300的第二節點320控制第一匯流排項目110以進行與第四端點182的第四資料傳輸。反之,若判斷第一匯流排項目110並非閒置時,第二匯流排項目120不會利用第一匯流排項目110進行第四資料傳輸。於一實施例中,當第三資料傳輸進行時,第二排程器121A判斷第一直接記憶體存取單元112A是否閒置。當判斷第一直接記憶體存取單元112A閒置時,根據第二時程列表300的第二節點320控制第一直接記憶體存取單元112A從記憶體(未繪示)獲取資料,並控制第一協定單元113A將上述資料依主機端的傳送協定處理為封包以透過仲裁單元160與第二通訊埠140傳送至第四端點182,而完成與第四端點182的第四資料傳輸。同步傳輸裝置100從第三端點181與第四端點182接收資料的情況亦類似上述實作方式,此處不再重複敘述。類似地,第二時程列表300的第三節點330、第四節點340的資料傳輸亦可利用閒置的第一匯流排項目110以達到同步傳輸,此處不再重複 敘述。 When the third data transmission is performed, the second bus line item 120 determines whether the first bus line item 110 is idle. When it is determined that the first bus bar item 110 is idle, the second bus bar item 120 controls the first bus bar item 110 according to the second node 320 of the second time schedule list 300 to perform fourth data transmission with the fourth end point 182. On the other hand, if it is determined that the first busbar item 110 is not idle, the second busbar item 120 does not use the first busbar item 110 for fourth data transmission. In an embodiment, when the third data transmission is performed, the second scheduler 121A determines whether the first direct memory access unit 112A is idle. When it is determined that the first direct memory access unit 112A is idle, the second direct memory access unit 112A controls the first direct memory access unit 112A to acquire data from the memory (not shown) according to the second node 320 of the second time history list 300, and controls the first A protocol unit 113A processes the data according to the host-side transfer protocol as a packet to transmit to the fourth endpoint 182 through the arbitration unit 160 and the second communication port 140, and completes the fourth data transmission with the fourth endpoint 182. The case where the synchronous transmission device 100 receives the data from the third endpoint 181 and the fourth endpoint 182 is also similar to the above implementation manner, and the description thereof will not be repeated here. Similarly, the data transmission of the third node 330 and the fourth node 340 of the second schedule 300 can also utilize the idle first bus item 110 to achieve synchronous transmission, which will not be repeated here.
如此一來,當與第三端點181的第三資料傳輸進行時,第二匯流排項目120可利用閒置的第一匯流排項目110進行與第四端點182的第四資料傳輸,達到同步傳輸的效果,因此第三資料傳輸可依第三端點181的最高速度傳輸,第四資料傳輸可依第四端點182的最高速度傳輸。於一實施例中,集線器180為USB 3.1集線器,第三端點181與第四端點182均為USB 3.0裝置,因此第三資料傳輸的速度可達到5G bits/s,第四資料傳輸的速度可達到5G bits/s。 In this way, when the third data transmission with the third endpoint 181 is performed, the second bus line item 120 can perform the fourth data transmission with the fourth endpoint 182 by using the idle first bus line item 110 to achieve synchronization. The effect of the transmission, so the third data transmission can be transmitted at the highest speed of the third endpoint 181, and the fourth data transmission can be transmitted at the highest speed of the fourth endpoint 182. In one embodiment, the hub 180 is a USB 3.1 hub, and the third endpoint 181 and the fourth endpoint 182 are both USB 3.0 devices, so the third data transmission speed can reach 5G bits/s, and the fourth data transmission speed Can reach 5G bits/s.
綜上所述,當一端點的資料傳輸進行時,同步傳輸裝置100可利用閒置的匯流排項目根據時程列表進行與另一端點的資料傳輸,因此可達到同步傳輸的效果,進而提升資料傳輸的效率。 In summary, when the data transmission of an endpoint is performed, the synchronous transmission device 100 can use the idle bus line item to perform data transmission with another endpoint according to the time-history list, thereby achieving the effect of synchronous transmission, thereby improving data transmission. s efficiency.
雖然本案已以實施方式揭露如上,然其並非用以限定本案,任何熟習此技藝者,在不脫離本案之精神和範圍內,當可作各種之更動與潤飾,因此本案之保護範圍當視後附之申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present case. Anyone skilled in the art can make various changes and refinements without departing from the spirit and scope of the case. Therefore, the scope of protection of this case is considered. The scope defined in the patent application is subject to change.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/848,553 US10417164B2 (en) | 2016-12-29 | 2017-12-20 | Synchronous transmission device and synchronous transmission method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662439906P | 2016-12-29 | 2016-12-29 | |
US62/439,906 | 2016-12-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201824838A true TW201824838A (en) | 2018-07-01 |
TWI689190B TWI689190B (en) | 2020-03-21 |
Family
ID=63640188
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW106133443A TWI689190B (en) | 2016-12-29 | 2017-09-28 | Synchronous transmission device and synchronous transmission method |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI689190B (en) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5933611A (en) * | 1997-06-23 | 1999-08-03 | Opti Inc. | Dynamic scheduler for time multiplexed serial bus |
US7228366B2 (en) * | 2001-06-29 | 2007-06-05 | Intel Corporation | Method and apparatus for deterministic removal and reclamation of work items from an expansion bus schedule |
US7490255B2 (en) * | 2006-06-30 | 2009-02-10 | Intel Corporation | Power efficient flow control model for USB asynchronous transfers |
TW200834326A (en) * | 2007-02-15 | 2008-08-16 | Kye Systems Corp | USB input device and bandwidth expanding method thereof |
US8521934B1 (en) * | 2010-02-25 | 2013-08-27 | Fresco Logic, Inc. | Multi-port context-based host controller |
-
2017
- 2017-09-28 TW TW106133443A patent/TWI689190B/en active
Also Published As
Publication number | Publication date |
---|---|
TWI689190B (en) | 2020-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5586711B2 (en) | Communication management apparatus and data communication method | |
US8478982B2 (en) | Media access control security management in physical layer | |
CN100496048C (en) | Multi-host communication system | |
JP4652394B2 (en) | Multiburst protocol device controller | |
JPH08507623A (en) | Method and apparatus for converting an arbitrary topology collection of nodes into an acyclic directed graph | |
JP2005182818A (en) | On-chip bus | |
JP2004030648A (en) | Communication method between components connected by non-cyclic directed graph | |
CN103279371A (en) | Distributed control system multi-slave-computer program online synchronization upgrading method | |
TWI590160B (en) | Firmware update | |
JP5570556B2 (en) | Numerical control device that communicates with IO unit | |
JP2016167726A (en) | Arithmetic processing unit, information processor, and control method for information processor | |
JP2018509715A (en) | Enumerate low-power and low-latency devices using Cartesian addressing | |
CN103106113A (en) | Interrupt event processing method and processing equipment | |
JP2005182485A (en) | Serial transmission controller, computer system, and serial transmission control method | |
EP2620876B1 (en) | Method and apparatus for data processing, pci-e bus system and server | |
US10417164B2 (en) | Synchronous transmission device and synchronous transmission method | |
TWI689190B (en) | Synchronous transmission device and synchronous transmission method | |
CN109189702A (en) | A kind of transmission data buffer design method of Scatter-Gather DMA | |
CN105095149B (en) | A kind of batch processing method and device of system on chip parameter | |
CN104156332B (en) | High-performance parallel computing method based on external PCI-E connection | |
JP2008146541A (en) | Dma transfer system, dma controller and dma transfer method | |
US9575912B2 (en) | Service request interrupt router with shared arbitration unit | |
JP2008135840A (en) | Communication system and electronic control unit | |
TWI269979B (en) | Single request data transfer regardless of size and alignment | |
JP2011113163A (en) | Inter-end point communication control device and method in io access communication system |