TW201622170A - 發光晶片的轉移方法 - Google Patents
發光晶片的轉移方法 Download PDFInfo
- Publication number
- TW201622170A TW201622170A TW103141778A TW103141778A TW201622170A TW 201622170 A TW201622170 A TW 201622170A TW 103141778 A TW103141778 A TW 103141778A TW 103141778 A TW103141778 A TW 103141778A TW 201622170 A TW201622170 A TW 201622170A
- Authority
- TW
- Taiwan
- Prior art keywords
- light
- fluid
- emitting
- transferring
- wafers
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 31
- 239000012530 fluid Substances 0.000 claims abstract description 73
- 239000000758 substrate Substances 0.000 claims abstract description 66
- 235000012431 wafers Nutrition 0.000 claims description 102
- 239000002904 solvent Substances 0.000 claims description 14
- 239000000956 alloy Substances 0.000 claims description 8
- 239000011553 magnetic fluid Substances 0.000 claims description 8
- 238000009835 boiling Methods 0.000 claims description 5
- 230000005496 eutectics Effects 0.000 claims description 5
- 125000001165 hydrophobic group Chemical group 0.000 claims description 3
- 238000011010 flushing procedure Methods 0.000 claims description 2
- 239000002798 polar solvent Substances 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 description 6
- 229910000846 In alloy Inorganic materials 0.000 description 4
- 229910001128 Sn alloy Inorganic materials 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 239000002612 dispersion medium Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000002209 hydrophobic effect Effects 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- QCEUXSAXTBNJGO-UHFFFAOYSA-N [Ag].[Sn] Chemical compound [Ag].[Sn] QCEUXSAXTBNJGO-UHFFFAOYSA-N 0.000 description 2
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 2
- 239000006185 dispersion Substances 0.000 description 2
- GPYPVKIFOKLUGD-UHFFFAOYSA-N gold indium Chemical compound [In].[Au] GPYPVKIFOKLUGD-UHFFFAOYSA-N 0.000 description 2
- JVPLOXQKFGYFMN-UHFFFAOYSA-N gold tin Chemical compound [Sn].[Au] JVPLOXQKFGYFMN-UHFFFAOYSA-N 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000000197 pyrolysis Methods 0.000 description 2
- 229910001020 Au alloy Inorganic materials 0.000 description 1
- 229910001152 Bi alloy Inorganic materials 0.000 description 1
- AJZRPMVVFWWBIW-UHFFFAOYSA-N [Au].[Bi] Chemical compound [Au].[Bi] AJZRPMVVFWWBIW-UHFFFAOYSA-N 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003353 gold alloy Substances 0.000 description 1
- 239000002609 medium Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0095—Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68354—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/29124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83136—Aligning involving guiding structures, e.g. spacers or supporting members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83805—Soldering or alloying involving forming a eutectic alloy at the bonding interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/95053—Bonding environment
- H01L2224/95085—Bonding environment being a liquid, e.g. for fluidic self-assembly
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/9512—Aligning the plurality of semiconductor or solid-state bodies
- H01L2224/95136—Aligning the plurality of semiconductor or solid-state bodies involving guiding structures, e.g. shape matching, spacers or supporting members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/9512—Aligning the plurality of semiconductor or solid-state bodies
- H01L2224/95143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
- H01L2224/95146—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium by surface tension
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Led Devices (AREA)
- Led Device Packages (AREA)
Abstract
一種發光晶片的轉移方法,主要是透過流體做為發光晶片的分散及承載介質,利用控制流體的移動,改變分散於流體中的發光晶片的間距,而將發光晶片轉移至一封裝基板(如TFT基板)。
Description
本發明是有關於一種發光晶片的轉移方法,特別是指一種利用流體轉移的發光晶片的轉移方法。
一般要將在磊晶基板上製得的發光晶片陣列轉移到所要應用的不同尺寸的顯示面板時,由於該等發光晶片陣列於磊晶基板的排列間距與所要應用的顯示面板的發光晶片的排列間距並不相同,因此,須要改變該等發光晶片的間距並將其轉移到所要應用的顯示面板後,方可實際應用。
常用的發光晶片轉移方式,可利用多次轉移,將形成在磊晶基板上的發光晶片逐一轉移到所要應用的基板上,因此,在轉移的過程即可控制各個發光晶片的位置,而改變發光晶片的排列間距。或是將磊晶基板上的發光晶片陣列先轉移到一可擴張拉伸的藍膜上,再拉伸藍膜,利用藍膜的擴展同步改變位於藍膜上的發光晶片陣列的間距至預定間距範圍後,再將該等改變排列間距的發光晶片轉移到預定使用的基板上。
前述利用多次轉移方式雖然可精確的控制每一個發光晶片的排列間距,然而製程繁複,且每一次轉移的
對位均須精準,否則,反而會造成轉移後的該等發光晶片之間產生對位誤差。而以藍膜拉伸改變排列間距的方式,則須要經過基板的轉移,且在撕除藍膜時也容易會造成發光晶片的損傷。
因此,本發明之目的,即在提供一種發光晶片的轉移方法。
於是,本發明的發光晶片的轉移方法的一第一實施例,包含一步驟A、一步驟B、一步驟C,及一步驟D。
該步驟A是提供一個發光單元,該發光單元具有一個臨時基板,及多個與該臨時基板連接的發光晶片。
該步驟B是將該等發光晶片自該臨時基板移除,令該等發光晶片進入一含有流體的流體槽。
該步驟C是利用該流體的流動,改變該等發光晶片的間距至一預設間距。
該步驟D是準備一封裝基板,該封裝基板具有多個與該等具有該預設間距的發光晶片對應的連接墊,將該封裝基板置於該流體中,利用該封裝基板將與該等連接墊對位的發光晶片移出該流體槽。
本發明之功效在於:利用流體做為發光晶片的分散介質,利用控制流體的移動,改變分散於流體中的發光晶片的間距,將發光晶片轉移至一封裝基板,而可提供一種更為新穎的轉移、對位方式。
100‧‧‧流體槽
101‧‧‧流體
2‧‧‧發光單元
21‧‧‧臨時基板
22‧‧‧發光晶片
221‧‧‧半導體磊晶層
222‧‧‧合金層
3‧‧‧封裝基板
31‧‧‧連接墊
4‧‧‧格網
41‧‧‧網格
A‧‧‧步驟
B‧‧‧步驟
C‧‧‧步驟
D‧‧‧步驟
本發明之其他的特徵及功效,將於參照圖式的實施方式中清楚地呈現,其中:圖1是一文字流程圖,說明本發明發光晶片的轉移方法之第一實施例;圖2是一流程示意圖,說明該第一實施例;圖3是一示意圖,輔助說明圖2之發光單元;及圖4是一流程示意圖,說明本發明發光晶片的轉移方法之第二實施例。
參閱圖1~圖3,本發明發光晶片的轉移方法的一第一實施例,包含:一步驟A、一步驟B、一步驟C,及一步驟D。
該步驟A是提供一個發光單元2。
配合參閱圖3,該發光單元2具有一個臨時基板21,及多個與該臨時基板21連接的發光晶片22。其中,該臨時基板21是具有支撐性的基材,且可在經由實施一移除步驟後,令該等發光晶片22自該臨時基板21脫離。具體的說,該臨時基板21可以是例如藍寶石基板、藍膜、光解膠帶、熱解膠帶;其中,該藍寶石基板是原始用於磊晶成長該等發光晶片22的磊晶基板,而該藍膜、光解膠帶、熱解膠帶則是將該等發光晶片22經過一次基板轉移後之承載基板。該光解膠帶及該熱解膠帶是指照射預定波長的光線或加熱至預定溫度後,會失去/降低對物體的黏性的材料。
由於該藍膜、光解膠帶,及熱解膠帶為業界所習知,因此不再多加敘述。
該等發光晶片22具有可發出預定光色的半導體磊晶層221,及一形成於該半導體磊晶層221表面的合金層222,其中,該等半導體磊晶層221可發出一種或多種不同光色,且該等半導體磊晶層221的高度可為相同或不同,該合金層222選自共晶溫度介於140~300℃的合金材料,例如金錫合金(AuSn)、銀錫合金(AgSn)、金鍺合金(AuGe)、鋁銦合金(AlIn),或金銦合金(AuIn),但不限於此。由於該等半導體磊晶層221及該合金層222的結構及相關材料的選擇為本技術領域所周知且非為本發明的重點,因此,不再多加贅述。
該步驟B是將該等發光晶片22自該臨時基板21移除,令該等發光晶片22進入一含有流體101的流體槽100。
詳細的說,當該臨時基板21是藍寶石基板或藍膜時,該步驟B可以利用流體沖刷的方式,令該等發光晶片22與該臨時基板21脫離,而進入至該流體槽100的流體101中;當該臨時基板21是藍膜、光解膠帶,或熱解膠帶時,則該步驟B可以照光或加熱方式,令該等發光晶片22與該臨時基板21分離,而進入該流體101。
接著進行該步驟C,利用該流體101的流動,改變該等發光晶片22的間距至一預設間距。
要說明的是,較佳地,該流體101的密度大於
該等發光晶片,如此,該等發光晶片22漂浮於該流體101表面,後續易於控制該等發光晶片22的間距,而該流體101可選自一般極性或非極性的液態溶劑,或是具有磁性的磁流體。
詳細的說,當該流體101為選自極性或非極性的液態溶劑時,該流體槽100可配合設置多個可用以控制該溶劑於橫向及縱向的流速及方向的控制器(圖未示),該步驟C是利用該溶劑做為該等發光晶片22的承載及分散介質,並藉由該等控制器控制該溶劑的流速及方向,讓分散於該溶劑中該等發光晶片22在流動過程中分散並改變其一維及/或二維的分佈間距,直到調整至所須的該預設間距為止。較佳地,考量後續移除該流體101的製程操作性,該流體101選自沸點低於140℃的溶劑;再者,當該流體101的黏度太低,無法有效的帶動發光晶片22,然而,黏度過高,又會容易附著在發光晶片22表面不易移除,因此,更佳地,該流體101的黏度介於0.5至100cp(25℃)。
當該流體101是選自具有磁性的磁流體時,則該步驟C可藉由外加磁場的施加,或是可進一步配合可用以控制該流體101的橫向及縱向的流速的該等控制器,改變並控制該磁流體的分佈及流動方向,進而令分散於該磁流體中的等發光晶片22,在流動過程中分散並改變其一維及/或二維分佈間距,直至所須的該預設間距為止。
最後進行該步驟D,利用一封裝基板3將該等發光晶片22移出該流體槽100。
該封裝基板3可以是印刷電路板、TFT基板或CMOS基板,且該封裝基板3具有多個呈一預定間距分佈的連接墊31。該步驟D是將該封裝基板3置於該流體101中,將經過該步驟C,間距改變至與該等連接墊31的該預定間距相配合的該等發光晶片22與該封裝基板3的該等連接墊31對位後,再利用該封裝基板3將與該等連接墊31對位的發光晶片22移出該流體槽100。最後,將殘留於該封裝基板3與該等發光晶片22的該流體101移除,再將該等發光晶片22與該等連接墊31接合後,即可完成該等發光晶片22的轉移。
詳細的說,該等連接墊31是選自共晶溫度介於140~300℃的合金材料,例如金錫合金(AuSn)、銀錫合金(AgSn)、金鍺合金(AuGe)、鋁銦合金(AlIn),或金銦合金(AuIn),但不限於此。該等發光晶片22與該等連接墊31可藉由加熱至該等連接墊31的共晶溫度,令該等連接墊31熔融後即可與該等發光晶片22接合。
要說明的是,將該等發光晶片22定位並移出該流體槽100後,當該流體101是一般溶劑時,可利用加熱法移去該流體101,而為了避免因溶劑的沸點過高導致在加熱移除該溶劑的過程中破壞該等連接墊31,因此該溶劑的沸點的上限須要低於合金材料的最低共晶溫度,而該溶劑的沸點的下限則沒有特別限制,高於室溫,可在室溫下操作即可。而當該流體101是選自磁流體時,則可利用磁場的控制將殘留的磁流體移除。
本發明以該流體101作為分散承載介質,藉由控制該流體101的流動,改變分散於該流體101內之發光晶片22的間距,而可提供另一種轉移發光晶片的方法。
本發明發光晶片的轉移方法的一第二實施例,與該第一實施例的步驟A~D大致相同,不同處在於,該第二實施例的步驟D還包含準備一格網4。
參閱圖4,該格網4具有多個與該等連接墊31配合的網格41,且該等網格41的尺寸不小於該等發發光晶片22。該第二實施例的該步驟D,是將該封裝基板3與該格網4同時置入該流體101中,並將該格網4設置在該封裝基板3的上方,而介於該封裝基板3與該等發光晶片22之間。因此,該步驟D可進一步利用該格網4,將間距改變後與該等連接墊31的位置相對應的該等發光晶片22固置、對位,而可更準確的控制該等發光晶片42與該等連接墊31的對位精度。
較佳地,為了令該等分散後的發光晶片22可更易於利用該格網4進行對位,該格網4的表面可進一步經由改質或是材料的選擇,而使其具有與該流體101相反的親水或疏水性質。利用令該格網4與該流體101的親、疏水性相反的特性,因此,該流體101會因表面張力而不易停留在該格網4上,藉此,分散在該流體101中的發光晶片22被帶入該等網格41後即不易再被該流體101帶出該等網格41,而可具有更好的定位效果。
此外要再說明的是,該第一、二實施中,該等
發光晶片22的表面也可以先經由表面改質,而使其具有與該流體101相同的親、疏水性性質。利用令該等發光晶片22表面與該流體101具有相同的親、疏水性性質,因此,分散於該流體101的發光晶片22能夠吸附該流體101中的極性粒子或非極性粒子,使該等發光晶片22表面可具有相同的電荷,而讓該等發光晶片22之間因同種電荷排斥而分散。例如,當該流體101是選自極性溶劑(水)時,可將該等發光晶片22先進行表面處理,使其表面具有親水性基團,因此,當將該等表面具有親水性基團的發光晶片22分散於該流體101時,該等發光晶片22表面的親水性基團即能吸附極性粒子,而使該等發光晶片22表面具有相同的電荷,並可互相排斥而分離。較佳地,可進一步控制發光晶片22表面親水或疏水性基團的含量,而控制該些發光晶片22的間距。
綜上所述,本發明透過流體做為發光晶片的分散介質,利用控制流體的移動,即可改變分散於流體中的發光晶片的間距,而將該等發光晶片22轉移至該封裝基板3,因此,可提供一種更為新穎的轉移、對位方式,此外,本發明還可藉由該格網4,提昇該等發光晶片2與該封裝基板3的對位,另外,還可進一步利用該格網4、流體101與該等發光晶片22之間的親、疏水性的搭配控制,而可更進一步提升該等發光晶片22的分散及對位控制,故確實能達成本發明之目的
惟以上所述者,僅為本發明之較佳實施例而
已,當不能以此限定本發明實施之範圍,即大凡依本發明申請專利範圍及專利說明書內容所作之簡單的等效變化與修飾,皆仍屬本發明專利涵蓋之範圍內。
100‧‧‧流體槽
101‧‧‧流體
2‧‧‧發光單元
21‧‧‧臨時基板
22‧‧‧發光晶片
3‧‧‧封裝基板
A‧‧‧步驟
C‧‧‧步驟
B‧‧‧步驟
D‧‧‧步驟
Claims (12)
- 一種發光晶片的轉移方法,包含以下步驟:步驟A,提供一個發光單元,該發光單元具有一個臨時基板,及多個與該臨時基板連接的發光晶片;步驟B,將該等發光晶片自該臨時基板移除,令該等發光晶片進入一含有流體的流體槽;步驟C,利用該流體的流動,改變該等發光晶片的間距至一預設間距;步驟D,準備一封裝基板,該封裝基板具有多個與該等具有該預設間距的發光晶片對應的連接墊,將該封裝基板置於該流體中,利用該封裝基板將與該等連接墊對位的發光晶片移出該流體槽。
- 如請求項1所述的發光晶片的轉移方法,其中,該步驟C是同時利用該流體的流速及方向控制,以同時改變該等發光晶片的二維方向的間距。
- 如請求項1所述的發光晶片的轉移方法,其中,該流體為具有磁性的磁流體,該步驟C為利用一外加磁場,使該磁流體流動,而使該等發光晶片具有該預設間距。
- 如請求項2所述的發光晶片的轉移方法,其中,該等發光晶片表面具有親水性基團或疏水性基團,該流體為選自具有與該等發光晶片的表面性質相同的溶劑。
- 如請求項4所述的發光晶片的轉移方法,其中,該等發光晶片表面具有親水性基團,該流體為極性溶劑。
- 如請求項2所述的發光晶片的轉移方法,其中,該步驟 D還準備一具有多個網格的格網,該等網格的位置與該等連接墊相對應,並將該格網設於該封裝基板的上方,該步驟D是利用該封裝基板與該格網,令該等發光晶片與該等連接墊對位後,再利用該封裝基板將該等發光晶片移出該流體槽。
- 如請求項6所述的發光晶片的轉移方法,其中,該格網的表面具有親水性基團或疏水性基團,該流體為選自具有與該格網的表面性質相反的溶劑。
- 如請求項2所述的發光晶片的轉移方法,其中,該流體的沸點低於140℃。
- 如請求項2所述的發光晶片的轉移方法,其中,該流體的黏度介於0.5至100cp。
- 如請求項1所述的發光晶片的轉移方法,其中,該封裝基板為印刷電路板、TFT基板或CMOS基板。
- 如請求項1所述的發光晶片的轉移方法,其中,該等連接墊是選自共晶溫度介於140~300℃的合金材料構成。
- 如請求項1所述的發光晶片的轉移方法,其中,所述的發光晶片的轉移方法,其中,該步驟A是利用流體沖刷方式,將該等發光晶片自該臨時基板移除。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW103141778A TWI549316B (zh) | 2014-12-02 | 2014-12-02 | The method of transferring light emitting wafers |
US14/952,227 US9412912B2 (en) | 2014-12-02 | 2015-11-25 | Method for transferring light-emitting elements onto a package substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW103141778A TWI549316B (zh) | 2014-12-02 | 2014-12-02 | The method of transferring light emitting wafers |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201622170A true TW201622170A (zh) | 2016-06-16 |
TWI549316B TWI549316B (zh) | 2016-09-11 |
Family
ID=56079695
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW103141778A TWI549316B (zh) | 2014-12-02 | 2014-12-02 | The method of transferring light emitting wafers |
Country Status (2)
Country | Link |
---|---|
US (1) | US9412912B2 (zh) |
TW (1) | TWI549316B (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107425101B (zh) * | 2017-07-11 | 2019-03-01 | 华灿光电(浙江)有限公司 | 一种微型发光二极管芯片巨量转移的方法 |
US10607515B2 (en) * | 2018-04-19 | 2020-03-31 | Lg Electronics Inc. | Display device using semiconductor light emitting device and method for manufacturing the same |
JP7398818B2 (ja) * | 2018-08-10 | 2023-12-15 | ビジョンラボ コーポレーション | 流体トランスファーシステムおよびマイクロled装置の製造方法 |
KR20210040684A (ko) * | 2019-10-04 | 2021-04-14 | (주)포인트엔지니어링 | 마이크로 led 디스플레이 제조장치 및 마이크로 led 디스플레이 제조방법 |
CN111415896B (zh) * | 2020-03-09 | 2022-11-15 | 广东工业大学 | 单类和多类微小物体漂浮定向移动及自主装巨量转移方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5824186A (en) * | 1993-12-17 | 1998-10-20 | The Regents Of The University Of California | Method and apparatus for fabricating self-assembling microstructures |
US6527964B1 (en) * | 1999-11-02 | 2003-03-04 | Alien Technology Corporation | Methods and apparatuses for improved flow in performing fluidic self assembly |
US20070090387A1 (en) * | 2004-03-29 | 2007-04-26 | Articulated Technologies, Llc | Solid state light sheet and encapsulated bare die semiconductor circuits |
US20060051517A1 (en) * | 2004-09-03 | 2006-03-09 | Eastman Kodak Company | Thermally controlled fluidic self-assembly method and support |
US7625780B2 (en) * | 2005-03-15 | 2009-12-01 | Regents Of The University Of Minnesota | Fluidic heterogeneous microsystems assembly and packaging |
US7774929B2 (en) * | 2006-03-14 | 2010-08-17 | Regents Of The University Of Minnesota | Method of self-assembly on a surface |
US7874474B2 (en) * | 2008-01-22 | 2011-01-25 | University Of Washington | Self-assembly of elements using microfluidic traps |
-
2014
- 2014-12-02 TW TW103141778A patent/TWI549316B/zh active
-
2015
- 2015-11-25 US US14/952,227 patent/US9412912B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US9412912B2 (en) | 2016-08-09 |
US20160155906A1 (en) | 2016-06-02 |
TWI549316B (zh) | 2016-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI549316B (zh) | The method of transferring light emitting wafers | |
US10714369B2 (en) | Micro device transferring method and micro device transferring apparatus | |
US11127781B2 (en) | Method of maskless parallel pick-and-place transfer of micro-devices | |
JP7130701B2 (ja) | 基板上に個別部品を並列に組み立てる方法 | |
TWI634371B (zh) | 微小元件的轉移方法 | |
TWI710103B (zh) | 發光面板及製造此種發光面板的方法 | |
US10923622B2 (en) | Micro light-emitting diode (LED) elements and display | |
JP2021152658A (ja) | ディスプレイ要素の製造において使用するための方法および装置 | |
TWI589031B (zh) | Light-emitting device transfer method | |
KR20190000886A (ko) | 발광 디바이스 조립체에 대한 선택적 다이 수리 | |
US10984708B1 (en) | Manufacture LED displays using temporary carriers | |
TW201834194A (zh) | 用於在基板間轉移電子元件的方法及設備 | |
US10658220B2 (en) | Device transferring method | |
TW201926630A (zh) | 半導體結構、發光裝置及其製造方法 | |
TWI526253B (zh) | 遮罩組件及噴塗晶片之方法 | |
US11756982B2 (en) | Methods of parallel transfer of micro-devices using mask layer | |
TWI646618B (zh) | 微元件轉移設備和相關方法 | |
US20230395645A1 (en) | Methods of parallel transfer of micro-devices using treatment | |
TWI791693B (zh) | 製造發光二極體組件的方法及發光二極體組件 | |
KR102118179B1 (ko) | 디스플레이 장치의 제조 방법 및 그 방법에 의해 제조되는 디스플레이 장치 | |
KR20120017147A (ko) | 렌즈 패턴이 형성된 화이트 발광용 칩 패키지 | |
CN112635368A (zh) | 微型发光二极管转移设备及转移方法 |