TW201622070A - Active area contact of dynamic random access memory and method of manufacturing the same - Google Patents

Active area contact of dynamic random access memory and method of manufacturing the same Download PDF

Info

Publication number
TW201622070A
TW201622070A TW103143006A TW103143006A TW201622070A TW 201622070 A TW201622070 A TW 201622070A TW 103143006 A TW103143006 A TW 103143006A TW 103143006 A TW103143006 A TW 103143006A TW 201622070 A TW201622070 A TW 201622070A
Authority
TW
Taiwan
Prior art keywords
contact window
active area
random access
access memory
dynamic random
Prior art date
Application number
TW103143006A
Other languages
Chinese (zh)
Other versions
TWI602264B (en
Inventor
陳佩瑜
歐陽自明
Original Assignee
華邦電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 華邦電子股份有限公司 filed Critical 華邦電子股份有限公司
Priority to TW103143006A priority Critical patent/TWI602264B/en
Publication of TW201622070A publication Critical patent/TW201622070A/en
Application granted granted Critical
Publication of TWI602264B publication Critical patent/TWI602264B/en

Links

Abstract

A method of manufacturing active area contacts of dynamic random access memory (DRAM) includes forming a conductive layer on a substrate to cover contact areas and bit lines. The DRAM includes the substrate, isolation structures in the substrate, active areas (AA) separated by the isolation structures, buried word lines through the AA, and the bit lines on the substrate, wherein each of AA contains the contact areas. After forming the conductive layer, the conductive layer is removed outside the contact areas to form a plurality of AA contacts. An insulating layer is then formed on the substrate to cover the AA contacts.

Description

動態隨機存取記憶體的主動區接觸窗及其製造方法 Active area contact window of dynamic random access memory and manufacturing method thereof

本發明是有關於一種動態隨機存取記憶體(DRAM),且特別是有關於一種動態隨機存取記憶體的主動區接觸窗(AA contact)及其製造方法。 The present invention relates to a dynamic random access memory (DRAM), and more particularly to an active area contact window (AA contact) of a dynamic random access memory and a method of fabricating the same.

隨著大廠擴廠影響,記憶體市場環境日趨嚴峻,各家大廠積極戮力於製程技術研發及降低製程成本,製程微縮為主要成本降低之途徑。晶片尺寸(chip size)縮小不僅對於曝光機台技術及蝕刻能力極具挑戰,還因為字元線間距和記憶體陣列的隔離結構不斷縮小,導致種種不良影響。譬如接觸窗(contact)阻值Rs部分,因為晶片尺寸的微縮,導致接觸窗體積跟著減少,進而大幅增加接觸窗阻值,故如何改善接觸窗Rs也是一大課題。 With the impact of the expansion of large factories, the memory market environment is becoming more and more severe. Major manufacturers are actively pursuing process technology research and development and reducing process costs. Process miniaturization is the main cost reduction path. The shrinking of the chip size is not only challenging for the exposure machine technology and etching capability, but also because the word line spacing and the isolation structure of the memory array are shrinking, resulting in various adverse effects. For example, the contact resistance Rs part of the contact window, because the size of the wafer is reduced, the volume of the contact window is reduced, and the contact window resistance is greatly increased. Therefore, how to improve the contact window Rs is also a major problem.

目前的接觸窗是採行後形成的溝填方式,亦即藉由蝕刻製程在絕緣層或介電層中蝕刻出接觸窗開口,再填入導體材料。 The current contact window is a trench filling method formed after the etching, that is, the contact window opening is etched in the insulating layer or the dielectric layer by an etching process, and then the conductor material is filled.

本發明提供一種動態隨機存取記憶體的主動區接觸窗之製造方法,能改善接觸窗阻值並擴大接觸窗的製程窗(process window)。 The invention provides a method for manufacturing an active area contact window of a dynamic random access memory, which can improve the resistance of the contact window and enlarge the process window of the contact window.

本發明的一種動態隨機存取記憶體的主動區接觸窗之製造方法,包括在基板上形成導電層,覆蓋接觸窗區域與位元線。所述動態隨機存取記憶體至少包括基板、基板內的隔離結構、經由隔離結構隔開的主動區、穿過主動區的埋入式字元線以及基板上的位元線,其中每一主動區包括數個接觸窗區域。然後,去除接觸窗區域以外的上述導電層,以形成數個主動區接觸窗,再於所述基板上形成絕緣層,覆蓋主動區接觸窗。 A method for fabricating an active area contact window of a dynamic random access memory according to the present invention includes forming a conductive layer on a substrate to cover a contact window region and a bit line. The dynamic random access memory includes at least a substrate, an isolation structure in the substrate, an active area separated by the isolation structure, a buried word line passing through the active area, and a bit line on the substrate, wherein each active The area includes several contact window areas. Then, the conductive layer outside the contact window region is removed to form a plurality of active region contact windows, and an insulating layer is formed on the substrate to cover the active region contact window.

在本發明的一實施例中,上述主動區接觸窗之形成方法包括利用點狀微影蝕刻去除接觸窗區域以外的導電層,形成柱形的主動區接觸窗。 In an embodiment of the invention, the method for forming the active region contact window includes removing conductive layers outside the contact window region by dot lithography to form a cylindrical active region contact window.

在本發明的一實施例中,上述主動區接觸窗之形成方法包括先平坦化導電層直到露出位元線的頂面,再利用線型微影蝕刻去除接觸窗區域以外的導電層。 In an embodiment of the invention, the method for forming the active region contact window comprises first planarizing the conductive layer until the top surface of the bit line is exposed, and then removing the conductive layer outside the contact window region by linear lithography.

在本發明的一實施例中,去除上述接觸窗區域以外的導電層之步驟包括留下數條導電線層,而形成上述絕緣層之方法包括利用自行氧化技術,將部分導電線層轉變為絕緣材料。 In an embodiment of the invention, the step of removing the conductive layer outside the contact window region comprises leaving a plurality of conductive layer layers, and the method for forming the insulating layer comprises converting a portion of the conductive layer into an insulating layer by using a self-oxidation technique. material.

在本發明的一實施例中,上述自行氧化技術包括臨場蒸氣產生技術(ISSG)、濕式氧化法或低溫電漿氧化法(SPA oxide)。 In an embodiment of the invention, the self-oxidation technique includes a spot vapor generation technique (ISSG), a wet oxidation process, or a low temperature plasma oxidation process (SPA oxide).

在本發明的一實施例中,形成上述絕緣層之方法包括共形地形成覆蓋主動區接觸窗的氮化矽層與氮氧化矽層,再利用旋塗法在基板上形成旋塗式玻璃層(SOG)。 In an embodiment of the invention, the method for forming the insulating layer includes conformally forming a tantalum nitride layer and a ruthenium oxynitride layer covering the contact window of the active region, and forming a spin-on glass layer on the substrate by spin coating. (SOG).

在本發明的一實施例中,形成上述絕緣層之方法包括利用原子層沉積(ALD)在基板上的主動區接觸窗之間填入氮化矽層。 In an embodiment of the invention, a method of forming the insulating layer includes filling a tantalum nitride layer between active contact openings on a substrate by atomic layer deposition (ALD).

在本發明的一實施例中,形成上述導電層之前還可在位元線的側面形成間隙壁,以隔離導電層與位元線。 In an embodiment of the invention, a spacer may be formed on the side of the bit line to form the conductive layer and the bit line before forming the conductive layer.

本發明另提供一種動態隨機存取記憶體的主動區接觸窗,能在晶片尺寸日益縮減時仍維持其低阻值並具有較大的底面積。 The present invention further provides an active area contact window of a dynamic random access memory capable of maintaining its low resistance value and having a large bottom area when the wafer size is increasingly reduced.

本發明的另一種動態隨機存取記憶體的主動區接觸窗,所述動態隨機存取記憶體至少包括基板、基板內的隔離結構、經由隔離結構隔開的主動區、穿過主動區的埋入式字元線、以及在基板上與埋入式字元線相交的位元線。每一主動區包括數個接觸窗區域。所述主動區接觸窗分別位於所述接觸窗區域上,其中每一主動區接觸窗為柱形;在兩兩位元線之間的主動區接觸窗的側面為弧面;以及每一主動區接觸窗的底面面積大於頂面面積,且底面是直接與接觸窗區域接觸的那一面。 In another active random access memory of the present invention, the dynamic random access memory includes at least a substrate, an isolation structure in the substrate, an active region separated by the isolation structure, and a buried through the active region. The input word line and the bit line intersecting the buried word line on the substrate. Each active zone includes a plurality of contact window areas. The active area contact windows are respectively located on the contact window area, wherein each active area contact window is cylindrical; the side of the active area contact window between the two two-dimensional lines is a curved surface; and each active area The bottom surface area of the contact window is larger than the top surface area, and the bottom surface is the side directly contacting the contact window area.

在本發明的另一實施例中,上述主動區接觸窗的材料包括多晶矽。 In another embodiment of the invention, the material of the active area contact window comprises polysilicon.

在本發明的另一實施例中,上述主動區接觸窗與位元線接觸的面為平面。 In another embodiment of the invention, the surface of the active area contact window that is in contact with the bit line is a flat surface.

在本發明的另一實施例中,上述主動區接觸窗的頂面高於位元線的頂面。 In another embodiment of the invention, the top surface of the active area contact window is higher than the top surface of the bit line.

在本發明的另一實施例中,上述主動區接觸窗的頂面與位元線的頂面齊平。 In another embodiment of the invention, the top surface of the active area contact window is flush with the top surface of the bit line.

基於上述,本發明藉由先形成接觸窗再形成接觸窗之間的絕緣層的方式,來增加主動區接觸窗與主動區的接觸面積,進而降低接觸窗阻值Rs,並且因為主動區接觸窗先形成,所以能避免習知位元線與接觸窗短路或臨界電壓變低的問題。另外,當本發明運用自行氧化技術形成上述絕緣層,還可避免記憶體區與周邊區之間的階梯高度差。 Based on the above, the present invention increases the contact area between the active area contact window and the active area by forming a contact window to form an insulating layer between the contact windows, thereby reducing the contact window resistance value Rs, and because the active area contact window It is formed first, so that the problem that the bit line and the contact window are short-circuited or the threshold voltage becomes low can be avoided. In addition, when the present invention forms the above insulating layer by self-oxidation technology, the step height difference between the memory region and the peripheral region can be avoided.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。 The above described features and advantages of the invention will be apparent from the following description.

100‧‧‧基板 100‧‧‧Substrate

100a‧‧‧接觸窗區域 100a‧‧‧Contact window area

102‧‧‧隔離結構 102‧‧‧Isolation structure

104‧‧‧埋入式字元線 104‧‧‧Blinded word line

106‧‧‧位元線 106‧‧‧ bit line

106a、124a、304、322、400a、602a、604a‧‧‧頂面 106a, 124a, 304, 322, 400a, 602a, 604a‧‧‧ top

108‧‧‧絕緣結構 108‧‧‧Insulation structure

112‧‧‧磊晶層或多晶矽層 112‧‧‧ epitaxial or polycrystalline layer

114‧‧‧金屬層 114‧‧‧metal layer

116‧‧‧氮化矽層 116‧‧‧ nitride layer

118‧‧‧間隙壁 118‧‧‧ spacer

120‧‧‧阻障層 120‧‧‧Barrier layer

122‧‧‧導電層 122‧‧‧ Conductive layer

124、300a、300b、300c、300d、400、604‧‧‧主動區接觸窗 124, 300a, 300b, 300c, 300d, 400, 604‧‧ ‧ active area contact window

124b、306、324‧‧‧底面 124b, 306, 324‧‧‧ bottom

126‧‧‧氮化矽層或氮化矽/氮氧化矽的疊層 126‧‧‧Lamination of tantalum nitride layer or tantalum nitride/aluminum oxide

128‧‧‧旋塗式玻璃層 128‧‧‧Spin-on glass layer

200‧‧‧主動區 200‧‧‧active area

202‧‧‧接觸窗區域 202‧‧‧Contact window area

302、310、316、320‧‧‧平面 302, 310, 316, 320‧‧‧ plane

308、312、314、318、602b、604b‧‧‧側面 308, 312, 314, 318, 602b, 604b‧‧‧ side

402‧‧‧氮化矽層 402‧‧‧ nitride layer

600‧‧‧罩幕 600‧‧‧ mask

602‧‧‧導電線層 602‧‧‧ Conductive layer

606‧‧‧絕緣材料 606‧‧‧Insulation materials

圖1A至圖1D是依照本發明的第一實施例的一種動態隨機存取記憶體的主動區接觸窗的製造流程剖面示意圖。 1A to 1D are schematic cross-sectional views showing a manufacturing process of an active area contact window of a dynamic random access memory according to a first embodiment of the present invention.

圖2是圖1C的動態隨機存取記憶體之佈局示意圖。 2 is a schematic diagram showing the layout of the dynamic random access memory of FIG. 1C.

圖3A至圖3D是依照本發明的第二實施例之數種動態隨機存取記憶體的主動區接觸窗的立體示意圖。 3A-3D are perspective views of active area contact windows of several types of dynamic random access memories in accordance with a second embodiment of the present invention.

圖4A至圖4B是依照本發明的第三實施例的一種動態隨機存取記憶體的主動區接觸窗的製造流程剖面示意圖。 4A-4B are schematic cross-sectional views showing a manufacturing process of an active area contact window of a dynamic random access memory according to a third embodiment of the present invention.

圖5是圖4A的動態隨機存取記憶體之佈局示意圖。 FIG. 5 is a schematic diagram of the layout of the dynamic random access memory of FIG. 4A.

圖6A至圖6C是依照本發明的第四實施例的一種動態隨機存取記憶體的主動區接觸窗的製造流程剖面示意圖。 6A-6C are schematic cross-sectional views showing a manufacturing process of an active area contact window of a dynamic random access memory according to a fourth embodiment of the present invention.

本文中請參照圖式,以便更加充分地體會本發明的概念,隨附圖式中顯示本發明的實施例。但是,本發明還可採用許多不同形式來實踐,且不應將其解釋為限於底下所述之實施例。實際上,提供實施例僅為使本發明更將詳盡且完整,並將本發明之範疇完全傳達至所屬技術領域中具有通常知識者。 The embodiments of the present invention are shown in the accompanying drawings. However, the invention may be practiced in many different forms and should not be construed as being limited to the embodiments described. Rather, the embodiments are provided so that this disclosure will be thorough and complete, and the scope of the invention will be fully conveyed to those of ordinary skill in the art.

在圖式中,為明確起見可能將各層以及區域的尺寸以及相對尺寸作誇張的描繪。 In the drawings, the dimensions and relative dimensions of the various layers and regions may be exaggerated for clarity.

圖1A至圖1D是依照本發明的第一實施例的一種動態隨機存取記憶體的主動區接觸窗的製造流程剖面示意圖。 1A to 1D are schematic cross-sectional views showing a manufacturing process of an active area contact window of a dynamic random access memory according to a first embodiment of the present invention.

請參照圖1A,本實施例的動態隨機存取記憶體,至少包括基板100、基板100內的隔離結構102、經由隔離結構102隔開的主動區(即隔離結構102之間的基板100位置)、穿過主動區的埋入式字元線104以及基板100上的位元線106。埋入式字元線104與位元線106之間可具有絕緣結構108將兩者隔開。而位元線106例如由磊晶層或多晶矽層112、金屬層114與氮化矽層116構成的,但本發明並不限於此。另外,可在位元線106的側面形成間隙壁118,以保護位元線106不受後續製程影響。埋入式字元線 104與基板100之間則通常會有一層阻障層120。 1A, the dynamic random access memory of the present embodiment includes at least a substrate 100, an isolation structure 102 in the substrate 100, and an active region separated by the isolation structure 102 (ie, a substrate 100 position between the isolation structures 102). The buried word line 104 passing through the active area and the bit line 106 on the substrate 100. The buried word line 104 and the bit line 106 may have an insulating structure 108 separating the two. The bit line 106 is composed of, for example, an epitaxial layer or a polysilicon layer 112, a metal layer 114, and a tantalum nitride layer 116, but the present invention is not limited thereto. Additionally, spacers 118 may be formed on the sides of the bit lines 106 to protect the bit lines 106 from subsequent processing. Buried word line Between 104 and substrate 100 there is typically a barrier layer 120.

在一實施例中,隔離結構102的材料例如氧化矽、氮化矽或其他適合的材料。在一實施例中,埋入式字元線104的材料例如鎢、鋁、銅或其他適合的材料。在一實施例中,絕緣結構108例如氧化矽、氮化矽或其他適合的材料。在一實施例中,金屬層114的材料例如鈦、氮化鈦、鎢或鋁/銅的疊層及其他的適合材料。在一實施例中,間隙壁118的材料例如氧化矽、氮化矽或其他適合的材料。在一實施例中,阻障層120例如氧化矽或其他適合的材料。 In an embodiment, the material of the isolation structure 102 is, for example, hafnium oxide, tantalum nitride, or other suitable material. In one embodiment, the material of the buried word line 104 is, for example, tungsten, aluminum, copper, or other suitable material. In an embodiment, the insulating structure 108 is, for example, tantalum oxide, tantalum nitride or other suitable material. In one embodiment, the material of the metal layer 114 is, for example, a stack of titanium, titanium nitride, tungsten or aluminum/copper, and other suitable materials. In an embodiment, the material of the spacers 118 is, for example, tantalum oxide, tantalum nitride or other suitable materials. In an embodiment, the barrier layer 120 is, for example, tantalum oxide or other suitable material.

接著,請參照圖1B,在基板100上形成導電層122,覆蓋每一主動區內的接觸窗區域100a,且導電層122的厚度如夠大,可覆蓋位元線的頂面106a。導電層122的材料例如摻雜多晶矽、鈦、氮化鈦、鎢或其他合適的導電材料。 Next, referring to FIG. 1B, a conductive layer 122 is formed on the substrate 100 to cover the contact window region 100a in each active region, and the conductive layer 122 has a thickness as large enough to cover the top surface 106a of the bit line. The material of the conductive layer 122 is, for example, doped with polysilicon, titanium, titanium nitride, tungsten or other suitable conductive material.

然後,請參照圖1C,去除接觸窗區域100a以外的導電層(請見圖1B的122),而形成數個主動區接觸窗124,並請同時參照圖2,其中的剖面線段就是對應圖1C的位置。在圖2中,位元線106與埋入式字元線104相交,單一主動區200則由埋入式字元線104劃分為數個接觸窗區域(請見圖1C的100a)。在第一實施例中,形成主動區接觸窗124之方法例如利用點狀(dot)微影蝕刻去除接觸窗區域202以外的導電層,以形成柱形的主動區接觸窗124,所謂的點狀(dot)微影蝕刻就是利用微影製程形成點狀光阻層,並以此點狀光阻層作為蝕刻罩幕來進行導電層的蝕刻製程。 由於蝕刻製程會因為愈接近中心蝕刻區的蝕刻速率較快而側壁蝕刻區的蝕刻速率愈慢,所以容易造成蝕刻截面積由上往下逐漸縮小,因此上述柱形的主動區接觸窗124的底面124b面積大於頂面124a面積。 Then, referring to FIG. 1C, the conductive layer other than the contact window region 100a is removed (see 122 of FIG. 1B), and a plurality of active region contact windows 124 are formed, and please refer to FIG. 2 at the same time, wherein the section line segment corresponds to FIG. 1C. s position. In FIG. 2, bit line 106 intersects buried word line 104, and single active area 200 is divided by buried word line 104 into a plurality of contact window regions (see 100a of FIG. 1C). In the first embodiment, the method of forming the active region contact window 124 removes the conductive layer other than the contact window region 202, for example, by dot lithography etching to form a cylindrical active region contact window 124, a so-called dot shape. (dot) lithography etching is to form a dot photoresist layer by a lithography process, and the dot photoresist layer is used as an etching mask to perform an etching process of the conductive layer. Since the etching process is faster because the etching rate is closer to the central etching region and the etching rate of the sidewall etching region is slower, the etching cross-sectional area is gradually reduced from the top to the bottom, and thus the bottom surface of the cylindrical active region contact window 124 is formed. The area of 124b is larger than the area of the top surface 124a.

之後,請參照圖1D,於基板100上形成絕緣層,例如先共形地形成覆蓋主動區接觸窗124的氮化矽層或氮化矽/氮氧化矽的疊層126,再利用旋塗法(spin coating)在基板100上形成旋塗式玻璃層(SOG)128覆蓋主動區接觸窗124。由於本實施例是先形成主動區接觸窗124再形成絕緣層(膜層126與128),所以能藉由較為寬鬆的製程窗形成下大上小的柱形主動區接觸窗124,使主動區接觸窗124與接觸窗區域100a之間的接觸面積增加,進而達到降低接觸窗阻值Rs的效果。所謂的較為寬鬆的製程窗是由於所形成的柱形主動接觸窗124比傳統後形成的接觸窗來得大,而傳統的後形成的接觸窗因為要藉由蝕刻出接觸窗開口再填入導體(即溝填方式),所以為了避免損害旁邊的位元線106,因此其尺寸都比本實施例的柱形主動接觸窗124要小,也必須精準控制其位置,所以例如接觸窗位置的容許偏移量也相對要小。而且,因為主動區接觸窗124並非利用溝填方式製作,所以也能避免從前為形成接觸窗洞(opening)而破壞位元線側面(如圖1A的間隙壁118)所導致的短路或臨界電壓(Vth)低等問題。 Thereafter, referring to FIG. 1D, an insulating layer is formed on the substrate 100, for example, a tantalum nitride layer or a tantalum nitride/niobium oxynitride stack 126 covering the active region contact window 124 is formed in a conformal manner, and then spin coating is performed. A spin coating glass layer (SOG) 128 is formed on the substrate 100 to cover the active area contact window 124. In this embodiment, the active region contact window 124 is formed first to form the insulating layer (the film layers 126 and 128), so that the upper and lower cylindrical active region contact windows 124 can be formed by the looser process window to make the active region. The contact area between the contact window 124 and the contact window region 100a is increased, thereby achieving the effect of lowering the contact window resistance value Rs. The so-called looser process window is because the formed cylindrical active contact window 124 is larger than the conventionally formed contact window, and the conventional rear formed contact window is filled with the conductor by etching the contact window opening ( That is, the trench filling method), so in order to avoid damage to the adjacent bit line 106, the size thereof is smaller than the cylindrical active contact window 124 of the present embodiment, and the position thereof must be precisely controlled, so for example, the tolerance of the contact window position is allowed. The amount of shift is also relatively small. Moreover, since the active area contact window 124 is not fabricated by the trench filling method, it is also possible to avoid a short circuit or a threshold voltage caused by the front side of the bit line (such as the spacer 118 of FIG. 1A) for forming a contact opening ( Vth) low problem.

圖3A至圖3D是依照本發明的第二實施例之數種動態隨機存取記憶體的主動區接觸窗300a~300d結構的立體示意圖。 3A through 3D are perspective views showing the structure of active area contact windows 300a to 300d of several kinds of dynamic random access memories according to a second embodiment of the present invention.

在圖3A中,主動區接觸窗30oa在動態隨機存取記憶體的位置可參照圖2的佈局是位於位元線之間的接觸窗區域202上,且主動區接觸窗300a的頂面304高於位元線的頂面(如圖1C中的106a),所以與位元線接觸的面302(如平面)上方還有部分主動區接觸窗300a。圖3A顯示的是單一主動區接觸窗300a,其略呈柱形,且在位元線之間的側面308為弧面。而且,主動區接觸窗300a的底面306面積大於頂面304面積,且文中的底面306是指直接與接觸窗區域接觸的那一面。 In FIG. 3A, the position of the active area contact window 30oa in the position of the dynamic random access memory can be referred to the contact window area 202 between the bit lines with reference to the layout of FIG. 2, and the top surface 304 of the active area contact window 300a is high. On the top surface of the bit line (106a in Figure 1C), there is also a portion of the active area contact window 300a above the surface 302 (e.g., plane) that is in contact with the bit line. Figure 3A shows a single active area contact window 300a that is slightly cylindrical and has a curved side 308 between the bit lines. Moreover, the area of the bottom surface 306 of the active area contact window 300a is greater than the area of the top surface 304, and the bottom surface 306 herein refers to the side that is in direct contact with the contact window area.

在圖3B中,主動區接觸窗300b與位元線接觸的面310是平面、在位元線之間的側面312是弧面、且主動區接觸窗300b的頂面比位元線高,但是本圖中的主動區接觸窗300b的頂面和底面是相同面積。 In FIG. 3B, the active area contact window 300b is planar with the surface 310 in contact with the bit line, the side 312 between the bit lines is curved, and the top surface of the active area contact window 300b is higher than the bit line, but The top and bottom surfaces of the active area contact window 300b in this figure are the same area.

在圖3C中,主動區接觸窗300c的頂面因為與位元線的頂面齊平,所以在位元線之間的側面314是弧面、與位元線接觸的面316是平面。 In FIG. 3C, the top surface of the active region contact window 300c is flush with the top surface of the bit line, so the side surface 314 between the bit lines is a curved surface, and the surface 316 in contact with the bit line is a flat surface.

在圖3D中,主動區接觸窗300d的頂面因為與位元線的頂面齊平,所以和圖3C一樣,在位元線之間的側面318是弧面、與位元線接觸的面320是平面,差異在於其底面324大於頂面322。 In FIG. 3D, since the top surface of the active region contact window 300d is flush with the top surface of the bit line, as in FIG. 3C, the side surface 318 between the bit lines is a curved surface and a surface in contact with the bit line. 320 is a plane with the difference that its bottom surface 324 is larger than the top surface 322.

以上圖3A至圖3D僅為說明本發明之主動區接觸窗的幾種可實施的例子,但並不以此為限。 3A to 3D are merely illustrative of several implementable examples of the active area contact window of the present invention, but are not limited thereto.

圖4A至圖4B是依照本發明的第三實施例的一種動態隨機存取記憶體的主動區接觸窗的製造流程剖面示意圖,其中使用 與第一實施例相同的元件符號來代表相同或類似的構件。 4A-4B are cross-sectional views showing a manufacturing process of an active area contact window of a dynamic random access memory according to a third embodiment of the present invention, wherein The same reference numerals are used to denote the same or similar components as the first embodiment.

在本實施例中,形成導電層的步驟可參照第一實施例的圖1B後,請參照圖4A,形成數個主動區接觸窗400,其方法例如先平坦化導電層直到其頂面400a與位元線的頂面106a齊平,並請同時參照圖5,利用線型(line)微影蝕刻去除部分導電層,圖5中的剖面線段就是對應圖4A的位置,所以主動區接觸窗400大致介於位元線106之間並與主動區200接觸。上述線型(line)微影蝕刻就是利用微影製程形成線型光阻層,並以此線型光阻層作為蝕刻罩幕來進行導電層的蝕刻製程。 In this embodiment, the step of forming the conductive layer may refer to FIG. 1B of the first embodiment. Referring to FIG. 4A, a plurality of active region contact windows 400 are formed by, for example, planarizing the conductive layer until the top surface 400a thereof The top surface 106a of the bit line is flush, and please refer to FIG. 5 simultaneously to remove a portion of the conductive layer by line lithography. The section line in FIG. 5 corresponds to the position of FIG. 4A, so the active area contact window 400 is substantially Between the bit lines 106 and in contact with the active area 200. The above-mentioned line lithography etching is to form a line type photoresist layer by a lithography process, and the line type photoresist layer is used as an etching mask to perform an etching process of the conductive layer.

之後,請參照圖4B,於基板100上形成絕緣層,例如利用原子層沉積(ALD)在基板100上的主動區接觸窗400之間填入氮化矽層402。由於本實施例是先形成主動區接觸窗400再形成氮化矽層402,所以能藉由較為寬鬆的製程窗,使主動區接觸窗400與基板100的接觸面積增加,進而達到降低接觸窗阻值Rs的效果。所謂的較為寬鬆的製程窗是由於傳統的後形成的接觸窗因為要藉由蝕刻出接觸窗開口再填入導體(即溝填方式),所以為了避免損害旁邊的位元線106,必須精準控制其位置,所以這種接觸窗位置的容許偏移量相對所形成的主動區接觸窗400要小,因此傳統的後形成的接觸窗之製程窗顯然小於本實施例的主動區接觸窗40。 Thereafter, referring to FIG. 4B, an insulating layer is formed on the substrate 100, and a tantalum nitride layer 402 is filled between the active region contact windows 400 on the substrate 100, for example, by atomic layer deposition (ALD). In this embodiment, the active region contact window 400 is formed first to form the tantalum nitride layer 402. Therefore, the contact area between the active region contact window 400 and the substrate 100 can be increased by a relatively loose process window, thereby reducing the contact window resistance. The effect of the value Rs. The so-called looser process window is because the traditional post-forming contact window has to be filled into the conductor by etching the contact window opening (ie, the trench filling method), so in order to avoid damage to the bit line 106 next to it, precise control must be performed. Its position, so the allowable offset of such contact window position is smaller than the active contact window 400 formed, so that the conventional post-formed contact window process window is obviously smaller than the active area contact window 40 of the present embodiment.

圖6A至圖6C是依照本發明的第四實施例的一種動態隨機存取記憶體的主動區接觸窗的製造流程剖面示意圖,其中使用 與第一實施例相同的元件符號來代表相同或類似的構件。 6A-6C are cross-sectional views showing a manufacturing process of an active area contact window of a dynamic random access memory according to a fourth embodiment of the present invention, wherein The same reference numerals are used to denote the same or similar components as the first embodiment.

在本實施例中,形成導電層的步驟可參照第一實施例的圖1B後,選擇性地對導電層122進行如化學機械研磨(CMP)的平坦化製程,然後參照圖6A,於導電層122上對應接觸窗區域100a的適當位置形成罩幕600,其材料例如光阻、氮化矽或其他適合的材料。 In this embodiment, the step of forming the conductive layer may be followed by the planarization process of the conductive layer 122, such as chemical mechanical polishing (CMP), after referring to FIG. 1B of the first embodiment, and then referring to FIG. 6A, the conductive layer. A suitable mask on the 122 corresponding to the contact window region 100a forms a mask 600 of a material such as photoresist, tantalum nitride or other suitable material.

接著,請參照圖6B,以罩幕600作為蝕刻罩幕,去除露出的導電層,而留下導電線層602。導電線層602的頂面602a可比位元線106的頂面106a高。 Next, referring to FIG. 6B, the mask 600 is used as an etch mask to remove the exposed conductive layer leaving the conductive layer 602. The top surface 602a of the conductive layer 602 can be higher than the top surface 106a of the bit line 106.

然後,請參照圖6C,利用自行氧化技術(self-oxidation),將部分導電線層轉變為絕緣材料606,其中的自行氧化技術例如臨場蒸氣產生技術(ISSG)、濕式氧化法或低溫電漿氧化法(SPA oxide)。由於本實施例是藉由自行氧化技術形成絕緣層,所以圖6B的導電線層602會變成為主動區接觸窗604,且圖6B的頂面602a會降低到圖6C的頂面604a,側面602b也會往內縮到圖6C的側面604b。由於本實施例是利用自行氧化技術,而不是另外沉積絕緣材料,所以不會在記憶體區以外的周邊區也形成絕緣材料。因此,按照第四實施例的製程,就不需要額外的CMP步驟來消除記憶體區與周邊區之間的階梯高度(step height)差。 Then, referring to FIG. 6C, a portion of the conductive layer is converted into an insulating material 606 by self-oxidation, wherein the self-oxidation technique such as on-site vapor generation (ISSG), wet oxidation or low temperature plasma Oxidation method (SPA oxide). Since the present embodiment forms the insulating layer by self-oxidation technique, the conductive layer 602 of FIG. 6B becomes the active region contact window 604, and the top surface 602a of FIG. 6B is lowered to the top surface 604a of FIG. 6C, the side surface 602b. It will also contract to the side 604b of Figure 6C. Since this embodiment utilizes a self-oxidation technique instead of additionally depositing an insulating material, an insulating material is not formed in a peripheral region other than the memory region. Therefore, according to the process of the fourth embodiment, an additional CMP step is not required to eliminate the step height difference between the memory region and the peripheral region.

綜上所述,本發明的方法能製作出下大上小的接觸窗,且在位元線之間的接觸窗側面是弧面,所以能增加主動區接觸窗與基板(主動區)的接觸面積,進而達到降低接觸窗阻值Rs的效 果。而且,因為主動區接觸窗先形成,而不是傳統先形成絕緣層在於其中形成接觸窗洞的方式,所以能避免因破壞位元線側面的間隙壁等保護結構所導致的短路或臨界電壓變低的問題。另外,本發明還可運用自行氧化技術來形成主動區接觸窗之間的絕緣層,以避免記憶體區與周邊區之間有階梯高度差的問題。 In summary, the method of the present invention can produce a large and small contact window, and the side of the contact window between the bit lines is a curved surface, so that the contact between the active area contact window and the substrate (active area) can be increased. Area, in turn, to reduce the resistance of the contact window Rs fruit. Moreover, since the active area contact window is formed first, instead of the conventional method of forming the insulating layer in which the contact window is formed, it is possible to avoid a short circuit or a low threshold voltage caused by a protective structure such as a gap wall on the side of the bit line. problem. In addition, the present invention can also utilize self-oxidation techniques to form an insulating layer between the active area contact windows to avoid the problem of a step height difference between the memory area and the peripheral area.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and any one of ordinary skill in the art can make some changes and refinements without departing from the spirit and scope of the present invention. The scope of the invention is defined by the scope of the appended claims.

100‧‧‧基板 100‧‧‧Substrate

100a‧‧‧接觸窗區域 100a‧‧‧Contact window area

106a‧‧‧頂面 106a‧‧‧Top

124‧‧‧主動區接觸窗 124‧‧‧Active area contact window

124a‧‧‧頂面 124a‧‧‧ top

124b‧‧‧底面 124b‧‧‧ bottom

Claims (13)

一種動態隨機存取記憶體的主動區接觸窗之製造方法,所述動態隨機存取記憶體至少包括基板、所述基板內的數個隔離結構、經由所述隔離結構隔開的數個主動區、穿過所述主動區的數條埋入式字元線、以及所述基板上的數條位元線,其中每一所述主動區包括數個接觸窗區域,所述製造方法包括:在所述基板上形成導電層,覆蓋所述接觸窗區域與所述位元線;去除所述接觸窗區域以外的所述導電層,以形成數個主動區接觸窗;以及在所述基板上形成絕緣層,覆蓋所述主動區接觸窗。 A method for manufacturing an active area contact window of a dynamic random access memory, the dynamic random access memory comprising at least a substrate, a plurality of isolation structures in the substrate, and a plurality of active regions separated by the isolation structure And a plurality of buried word lines passing through the active area, and a plurality of bit lines on the substrate, wherein each of the active areas includes a plurality of contact window areas, and the manufacturing method includes: Forming a conductive layer on the substrate to cover the contact window region and the bit line; removing the conductive layer outside the contact window region to form a plurality of active region contact windows; and forming on the substrate An insulating layer covering the active area contact window. 如申請專利範圍第1項所述的動態隨機存取記憶體的主動區接觸窗之製造方法,其中形成所述主動區接觸窗之方法包括:利用點狀微影蝕刻去除所述接觸窗區域以外的所述導電層,形成柱形的所述主動區接觸窗。 The method for manufacturing an active area contact window of a dynamic random access memory according to claim 1, wherein the method of forming the active area contact window comprises: removing the contact window area by using dot lithography etching; The conductive layer forms a cylindrical contact area of the active region. 如申請專利範圍第1項所述的動態隨機存取記憶體的主動區接觸窗之製造方法,其中形成所述主動區接觸窗之方法包括:平坦化所述導電層直到露出所述位元線的頂面;以及利用線型微影蝕刻去除所述接觸窗區域以外的所述導電層。 The method for manufacturing an active area contact window of a dynamic random access memory according to claim 1, wherein the method of forming the active area contact window comprises: planarizing the conductive layer until the bit line is exposed a top surface; and removing the conductive layer outside the contact window region by linear lithography. 如申請專利範圍第1項所述的動態隨機存取記憶體的主動區接觸窗之製造方法,其中去除所述接觸窗區域以外的所述導電層之步驟包括留下數條導電線層;以及形成所述絕緣層之方法包 括利用自行氧化技術,將部分所述導電線層轉變為絕緣材料。 The method of manufacturing an active area contact window of a dynamic random access memory according to claim 1, wherein the step of removing the conductive layer other than the contact window area comprises leaving a plurality of conductive layer; Method of forming the insulating layer A part of the conductive layer is converted into an insulating material by using a self-oxidation technique. 如申請專利範圍第4項所述的動態隨機存取記憶體的主動區接觸窗之製造方法,其中所述自行氧化技術包括臨場蒸氣產生技術(ISSG)、濕式氧化法或低溫電漿氧化法(SPA oxide)。 The method for manufacturing an active area contact window of a dynamic random access memory according to claim 4, wherein the self-oxidation technique comprises on-site vapor generation technology (ISSG), wet oxidation method or low temperature plasma oxidation method. (SPA oxide). 如申請專利範圍第1項所述的動態隨機存取記憶體的主動區接觸窗之製造方法,其中形成所述絕緣層之方法包括:共形地形成覆蓋所述主動區接觸窗的氮化矽層與氮氧化矽層;以及利用旋塗法在所述基板上形成旋塗式玻璃層。 The method for manufacturing an active area contact window of a dynamic random access memory according to claim 1, wherein the method of forming the insulating layer comprises: conformally forming a tantalum nitride covering the active area contact window a layer and a ruthenium oxynitride layer; and a spin-on glass layer is formed on the substrate by spin coating. 如申請專利範圍第1項所述的動態隨機存取記憶體的主動區接觸窗之製造方法,其中形成所述絕緣層之方法包括利用原子層沉積在所述基板上的所述主動區接觸窗之間填入氮化矽層。 The method of manufacturing an active area contact window of a dynamic random access memory according to claim 1, wherein the method of forming the insulating layer comprises using the active layer contact window deposited on the substrate by an atomic layer. A layer of tantalum nitride is filled between them. 如申請專利範圍第1項所述的動態隨機存取記憶體的主動區接觸窗之製造方法,其中形成所述導電層之前更包括在所述位元線的側面形成間隙壁,以隔離所述導電層與所述位元線。 The method for manufacturing an active area contact window of a dynamic random access memory according to claim 1, wherein before forming the conductive layer, further comprising forming a spacer on a side of the bit line to isolate the a conductive layer and the bit line. 一種動態隨機存取記憶體的主動區接觸窗,所述動態隨機存取記憶體至少包括基板、所述基板內的數個隔離結構、經由所述隔離結構隔開的數個主動區、穿過所述主動區的數條埋入式字元線、以及在所述基板上與所述埋入式字元線相交的數條位元線,其中每一所述主動區包括數個接觸窗區域,其特徵在於:所述主動區接觸窗分別位於所述接觸窗區域上,其中每一所述主動區接觸窗為柱形;在兩兩所述位元線之間的所述主動區接觸窗的側面為弧面; 以及每一所述主動區接觸窗的底面面積大於頂面面積,所述底面直接與所述接觸窗區域接觸。 An active area contact window of a dynamic random access memory, the dynamic random access memory comprising at least a substrate, a plurality of isolation structures in the substrate, a plurality of active areas separated by the isolation structure, and through a plurality of buried word lines of the active area, and a plurality of bit lines intersecting the buried word line on the substrate, wherein each of the active areas includes a plurality of contact window areas The active area contact window is respectively located on the contact window area, wherein each of the active area contact windows is cylindrical; the active area contact window between the two bit lines The side is curved; And the bottom surface area of each of the active area contact windows is larger than the top surface area, and the bottom surface is in direct contact with the contact window area. 如申請專利範圍第9項所述的動態隨機存取記憶體的主動區接觸窗,其中所述主動區接觸窗的材料包括多晶矽。 The active area contact window of the dynamic random access memory according to claim 9, wherein the material of the active area contact window comprises polysilicon. 如申請專利範圍第9項所述的動態隨機存取記憶體的主動區接觸窗,其中所述主動區接觸窗與所述位元線接觸的面為平面。 The active area contact window of the dynamic random access memory according to claim 9, wherein the surface of the active area contact window in contact with the bit line is a plane. 如申請專利範圍第9項所述的動態隨機存取記憶體的主動區接觸窗,其中所述主動區接觸窗的所述頂面高於所述位元線的頂面。 The active area contact window of the dynamic random access memory according to claim 9, wherein the top surface of the active area contact window is higher than a top surface of the bit line. 如申請專利範圍第9項所述的動態隨機存取記憶體的主動區接觸窗,其中所述主動區接觸窗的所述頂面與所述位元線的頂面齊平。 The active area contact window of the dynamic random access memory according to claim 9, wherein the top surface of the active area contact window is flush with a top surface of the bit line.
TW103143006A 2014-12-10 2014-12-10 Active area contact of dynamic random access memory and method of manufacturing the same TWI602264B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103143006A TWI602264B (en) 2014-12-10 2014-12-10 Active area contact of dynamic random access memory and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103143006A TWI602264B (en) 2014-12-10 2014-12-10 Active area contact of dynamic random access memory and method of manufacturing the same

Publications (2)

Publication Number Publication Date
TW201622070A true TW201622070A (en) 2016-06-16
TWI602264B TWI602264B (en) 2017-10-11

Family

ID=56755587

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103143006A TWI602264B (en) 2014-12-10 2014-12-10 Active area contact of dynamic random access memory and method of manufacturing the same

Country Status (1)

Country Link
TW (1) TWI602264B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11087808B1 (en) 2020-07-14 2021-08-10 Winbond Electronics Corp. Word-line structure, memory device and method of manufacturing the same
CN113284896A (en) * 2020-02-20 2021-08-20 华邦电子股份有限公司 Word line structure, memory element and manufacturing method thereof
TWI783212B (en) * 2020-02-11 2022-11-11 華邦電子股份有限公司 Word-line structure, memory and method of manufacturing the same
TWI830489B (en) * 2022-11-09 2024-01-21 華邦電子股份有限公司 Dynamic random access memory and manufacturing method thereof

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW429622B (en) * 1999-12-16 2001-04-11 United Microelectronics Corp Fabricating method of buried bit line
TW200425395A (en) * 2003-05-02 2004-11-16 Nanya Technology Corp Structure and method for improving short circuit between bit line and bit line contact
US20070128887A1 (en) * 2005-12-07 2007-06-07 Macronix International Co., Ltd. Spin-on glass passivation process
US8786014B2 (en) * 2011-01-18 2014-07-22 Powerchip Technology Corporation Vertical channel transistor array and manufacturing method thereof
US8691680B2 (en) * 2011-07-14 2014-04-08 Nanya Technology Corp. Method for fabricating memory device with buried digit lines and buried word lines
WO2014123176A1 (en) * 2013-02-08 2014-08-14 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device and fabrication method therefor

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI783212B (en) * 2020-02-11 2022-11-11 華邦電子股份有限公司 Word-line structure, memory and method of manufacturing the same
CN113284896A (en) * 2020-02-20 2021-08-20 华邦电子股份有限公司 Word line structure, memory element and manufacturing method thereof
US11087808B1 (en) 2020-07-14 2021-08-10 Winbond Electronics Corp. Word-line structure, memory device and method of manufacturing the same
TWI830489B (en) * 2022-11-09 2024-01-21 華邦電子股份有限公司 Dynamic random access memory and manufacturing method thereof

Also Published As

Publication number Publication date
TWI602264B (en) 2017-10-11

Similar Documents

Publication Publication Date Title
US9972626B1 (en) Dynamic random access memory and method of fabricating the same
US9613967B1 (en) Memory device and method of fabricating the same
KR102222542B1 (en) Semiconductor device and method for fabricating the same
US8558306B2 (en) Semiconductor device and method of manufacturing the same
US9728540B2 (en) Semiconductor device for reducing coupling capacitance
US10593677B2 (en) Semiconductor structure with capacitor landing pad and method of make the same
US11653491B2 (en) Contacts and method of manufacturing the same
KR102505229B1 (en) Semiconductor device and method of fabricating semiconductor device
US8735956B2 (en) Semiconductor device and method for manufacturing the same
CN109216359B (en) Memory device and method of manufacturing the same
US10439048B2 (en) Photomask layout, methods of forming fine patterns and method of manufacturing semiconductor devices
TWI539567B (en) Semiconductor structure for reducing contact resistance
US20180190661A1 (en) Semiconductor device and method for fabricating the same
TWI602264B (en) Active area contact of dynamic random access memory and method of manufacturing the same
US20120205810A1 (en) Semiconductor device and fabricating method thereof
US20190189620A1 (en) Method of forming a memory device
US10147728B1 (en) Semiconductor device and method for fabricating the same
US9034745B2 (en) Semiconductor device and method for manufacturing the same
US20190198504A1 (en) Semiconductor memory structure and method for preparing the same
TW201440172A (en) Semiconductor structure with buried word line and manufacturing method therefor
CN105789179B (en) The active region contact window and its manufacturing method of dynamic random access memory
US10249629B1 (en) Method for forming buried word lines
US20190181222A1 (en) Semiconductor memory structure and method for preparing the same
US11665888B2 (en) Semiconductor device and method for fabricating the same
US9349813B2 (en) Method for fabricating semiconductor device