TW201525670A - Computer system and power supplying method thereof - Google Patents
Computer system and power supplying method thereof Download PDFInfo
- Publication number
- TW201525670A TW201525670A TW102146889A TW102146889A TW201525670A TW 201525670 A TW201525670 A TW 201525670A TW 102146889 A TW102146889 A TW 102146889A TW 102146889 A TW102146889 A TW 102146889A TW 201525670 A TW201525670 A TW 201525670A
- Authority
- TW
- Taiwan
- Prior art keywords
- main power
- power switch
- control chip
- power supply
- computer system
- Prior art date
Links
Landscapes
- Power Sources (AREA)
Abstract
Description
本發明係關於一種電腦系統及其電源供應之方法,特別是一種可以自動判斷複數之通用序列匯流排是否連接供電裝置之電腦系統及其電源供應之方法。The invention relates to a computer system and a method for supplying the same, and particularly to a computer system capable of automatically determining whether a plurality of universal serial bus bars are connected to a power supply device and a power supply thereof.
隨著時代的進步,現今關於通用序列匯流排的應用已經越來越廣泛,使用者可以利用同一規格的連接埠來與其他的外接裝置做連接,而不需要更換其他規格的連接埠。目前已經發展出一種可以接收外部電源之USB PD (USB Power Delivery),使得電腦系統可以利用USB PD來連接外部的電源供應裝置來進行充電。目前USB協會定義一個USB PD連接埠就必須達配一個控制模組去溝通,為了節省成本,所以一般電腦系統中只有一個USB連接埠可以連接USB PD,其他的USB連接埠無法與電源供應裝置連接,如此一來可能會造成其他的對於USB連接埠閒置,對使用者來說也會很不方便。With the advancement of the times, today's applications for universal serial busbars have become more and more widespread, and users can use the same specification port to connect with other external devices without replacing other specifications. A USB PD (USB Power Delivery) that can receive external power has been developed so that the computer system can use the USB PD to connect to an external power supply for charging. At present, the USB Association defines a USB PD port and must have a control module to communicate. In order to save costs, there is only one USB port in the general computer system, which can be connected to the USB PD. Other USB ports cannot be connected to the power supply device. This may cause other USB ports to be idle, which is also inconvenient for the user.
因此,有必要發明一種電腦系統及其電源供應之方法,以支援複數之USB PD,解決先前技術的缺失。Therefore, it is necessary to invent a computer system and its power supply method to support a plurality of USB PDs to solve the lack of prior art.
本發明之主要目的係在提供一種可以電腦系統,其具有自動判斷複數之通用序列匯流排是否連接供電裝置之功效。SUMMARY OF THE INVENTION A primary object of the present invention is to provide a computer system having the effect of automatically determining whether a plurality of universal serial bus bars are connected to a power supply device.
本發明之另一主要目的係在提供一種用於上述系統之電源供應之方法。Another primary object of the present invention is to provide a method of power supply for the above system.
為達成上述之目的,本發明之電腦系統得以電性連接供電裝置以接收主電源訊號。電腦系統包括複數之通用序列匯流排連接埠、控制晶片、複數之主電源開關模組及主電源模組。複數之通用序列匯流排連接埠用以與至少一外部裝置電性連接。控制晶片具有複數之第一接腳、複數之第二接腳及複數之第三接腳,控制晶片係電性連接至複數之通用序列匯流排連接埠,以藉由複數之第一接腳判斷複數之通用序列匯流排連接埠是否連接到至少一外部裝置,並藉此進一步判斷至少一外部裝置之種類。複數之主電源開關模組係電性連接於控制晶片,其中當控制晶片判斷至少一外部裝置為供電裝置時,控制晶片係藉由對應之第二接腳自複數之主電源開關模組中控制對應主電源開關模組導通,並藉由對應第三接腳控制供電裝置開始供應主電源訊號。主電源模組用以接收該供電裝置之主電源訊號。To achieve the above object, the computer system of the present invention can be electrically connected to the power supply device to receive the main power signal. The computer system includes a plurality of universal serial bus connections, a control chip, a plurality of main power switch modules, and a main power module. A plurality of universal serial bus connections are used to electrically connect with at least one external device. The control chip has a plurality of first pins, a plurality of second pins, and a plurality of third pins, and the control chip is electrically connected to the plurality of universal serial bus ports to be judged by the plurality of first pins Whether the plurality of universal sequence bus connections are connected to at least one external device, and thereby further determining the type of at least one external device. The plurality of main power switch modules are electrically connected to the control chip, wherein when the control chip determines that at least one external device is the power supply device, the control chip is controlled by the corresponding second pin from the plurality of main power switch modules. Corresponding to the main power switch module being turned on, and starting to supply the main power signal by controlling the power supply device corresponding to the third pin. The main power module is configured to receive a main power signal of the power supply device.
本發明之電源供應之方法係用於電腦系統,電腦系統係得以電性連接供電裝置以接收主電源訊號。該方法包括以下步驟:判斷複數之通用序列匯流排連接埠是否連接至少一外部裝置;判斷至少一外部裝置之種類;當判斷至少一外部裝置為供電裝置時,係從複數之主電源開關模組中控制對應主電源開關模組導通;以及控制供電裝置開始供應主電源訊號,以經由對應主電源開關模組傳輸至主電源模組。The method of power supply of the present invention is for a computer system, and the computer system is electrically connected to the power supply device to receive the main power signal. The method includes the following steps: determining whether a plurality of universal sequence bus bars are connected to at least one external device; determining a type of at least one external device; and determining that at least one external device is a power supply device, the plurality of main power switch modules The middle control corresponds to the main power switch module being turned on; and the control power supply device starts to supply the main power signal for transmission to the main power module via the corresponding main power switch module.
為能讓 貴審查委員能更瞭解本發明之技術內容,特舉較佳具體實施例說明如下。In order to enable the reviewing committee to better understand the technical contents of the present invention, the preferred embodiments are described below.
首先請先一併參考圖1A係本發明之電腦系統之電路架構示意圖及圖1B係本發明之電腦系統之控制晶片之接腳示意圖。First, please refer to FIG. 1A for a schematic diagram of a circuit structure of a computer system of the present invention and FIG. 1B is a schematic diagram of a pin of a control chip of the computer system of the present invention.
本發明之電腦系統1係得以經由通用序列匯流排連接埠(如圖1中的21、22、23)來電性連接到外接的供電裝置,以接收主電源訊號,且電腦系統1還可以經由通用序列匯流排連接埠21、22、23供電給其他的被供電裝置。電腦系統1包括控制晶片10、複數之通用序列匯流排連接埠21、22、23、複數之主電源開關模組31、32、33及主電源模組61。複數之通用序列匯流排連接埠21、22、23用以與至少一外部裝置2供電性連接。控制晶片10具有第一接腳11a、11b、11c、第二接腳12a、12b、12c及第三接腳13a、13b、13c,第一接腳11a、11b、11c及第三接腳13a、13b、13c係分別電性連接至複數之通用序列匯流排連接埠21、22、23,第二接腳12a、12b、12c則分別電性連接至複數之主電源開關模組31、32、33。當某一個外部裝置2插入任一個通用序列匯流排連接埠21、22、23時,控制晶片10係藉由第一接腳11a、11b、11c連接至複數之通用序列匯流排連接埠21、22、23,來判斷哪一個通用序列匯流排連接埠21、22、23連接了外部裝置2,並藉此進一步判斷所連接的外部裝置2之種類。The computer system 1 of the present invention is electrically connected to an external power supply device via a universal serial bus connection port (such as 21, 22, 23 in FIG. 1) to receive the main power signal, and the computer system 1 can also be universally The serial bus bar connections 21, 22, 23 supply power to other powered devices. The computer system 1 includes a control chip 10, a plurality of general-purpose serial bus bars 21, 22, 23, a plurality of main power switch modules 31, 32, 33, and a main power module 61. The plurality of general-purpose serial bus connections 21, 22, 23 are used to electrically connect to at least one external device 2. The control chip 10 has first pins 11a, 11b, 11c, second pins 12a, 12b, 12c and third pins 13a, 13b, 13c, first pins 11a, 11b, 11c and third pins 13a, 13b and 13c are respectively electrically connected to a plurality of general-purpose serial busbar ports 21, 22, and 23, and the second pins 12a, 12b, and 12c are electrically connected to the plurality of main power switch modules 31, 32, and 33, respectively. . When an external device 2 is inserted into any of the universal serial bus ports 21, 22, 23, the control chip 10 is connected to the plurality of general-purpose bus bar ports 21, 22 by the first pins 11a, 11b, 11c. At 23, it is judged which of the general-purpose serial bus bars 21, 22, 23 is connected to the external device 2, and thereby the type of the connected external device 2 is further judged.
複數之主電源開關模組31、32、33係分別經由第二接腳12a、12b、12c電性連接於控制晶片10。當控制晶片10利用第一接腳11a、11b、11c判斷外部裝置2為供電裝置時,控制晶片10係藉由第二接腳12a、12b、12c自複數之主電源開關模組31、32、33中控制一對應主電源開關模組導通,並藉由第三接腳13a、13b、13c控制供電裝置開始供應主電源訊號,例如供應19伏特的主電源訊號,但本發明並不限定於此規格。主電源模組61係電性連接至複數之主電源開關模組31、32、33,主電源訊號係藉此傳輸到主電源模組61,讓主電源模組61接收並儲存主電源訊號,以供控制晶片10或電腦系統1任一模組使用。The plurality of main power switch modules 31, 32, and 33 are electrically connected to the control wafer 10 via the second pins 12a, 12b, and 12c, respectively. When the control chip 10 determines that the external device 2 is a power supply device by using the first pins 11a, 11b, 11c, the control chip 10 is self-completion of the main power switch modules 31, 32 by the second pins 12a, 12b, 12c. 33 controls a corresponding main power switch module to be turned on, and controls the power supply device to supply the main power signal by the third pins 13a, 13b, 13c, for example, supplying a main power signal of 19 volts, but the invention is not limited thereto. specification. The main power module 61 is electrically connected to the plurality of main power switch modules 31, 32, 33, and the main power signal is transmitted to the main power module 61, so that the main power module 61 receives and stores the main power signal. For use in controlling the chip 10 or any module of the computer system 1.
就如圖1中所示,如果當個外部裝置2插入任一個通用序列匯流排連接埠21時,控制晶片10係藉由第一接腳11a連接至通用序列匯流排連接埠21,來判斷所連接的外部裝置2之種類。當控制晶片10利用第一接腳11a判斷外部裝置2為供電裝置時,控制晶片10係藉由對應的第二接腳12a控制對應的主電源開關模組31中導通,並藉由第三接腳13a控制供電裝置開始供應主電源訊號到主電源模組61。As shown in FIG. 1, if an external device 2 is inserted into any of the universal serial bus bar ports 21, the control chip 10 is connected to the universal sequence bus bar port 21 by the first pin 11a. The type of external device 2 to be connected. When the control chip 10 determines that the external device 2 is the power supply device by using the first pin 11a, the control chip 10 controls the corresponding main power switch module 31 to be turned on by the corresponding second pin 12a, and is connected by the third connection. The foot 13a controls the power supply device to start supplying the main power signal to the main power module 61.
並且當控制晶片10判斷複數之主電源開關模組31、32、33同時電性連接複數之供電裝置時,控制晶片10係藉由複數之第二接腳12a、12b、12c同時控制複數之主電源開關模組31、32、33導通,並藉由複數之第三接腳13a、13b、13c控制該複數之供電裝置開始供應該主電源訊號。如此一來,控制晶片10可以得知目前有多少的供電裝置可以供電給電腦系統1,也可以得知每一供電裝置可以供應多少能量,以進一步藉由第三接腳13a、13b、13c分別調整每一供電裝置所供應之主電源訊號之瓦數,分擔每一供電裝置的負擔,也可得到較佳的供電效率。And when the control chip 10 determines that the plurality of main power switch modules 31, 32, and 33 are electrically connected to the plurality of power supply devices at the same time, the control chip 10 controls the plurality of terminals simultaneously by the plurality of second pins 12a, 12b, and 12c. The power switch modules 31, 32, 33 are turned on, and the plurality of power pins are controlled by the plurality of third pins 13a, 13b, 13c to start supplying the main power signal. In this way, the control chip 10 can know how many power supply devices can currently supply power to the computer system 1, and can also know how much energy each power supply device can supply, further by the third pins 13a, 13b, 13c respectively. Adjusting the wattage of the main power signal supplied by each power supply device, sharing the burden of each power supply device, and obtaining better power supply efficiency.
電腦系統1還包括複數之副電源開關模組41、42、43、複數之反向器51、52、53及副電源模組62。副電源模組62用以供應副電源訊號,例如供應5伏特的副電源訊號,但本發明並不限定於此規格。複數之副電源開關模組41、42、43係電性連接於控制晶片10。當控制晶片10判斷通用序列匯流排連接埠21、22、23所連接的外部裝置2為被供電裝置時,控制晶片10係自複數之副電源開關模組41、42、43中控制對應副電源開關模組導通,使副電源訊號輸出至被供電裝置。The computer system 1 further includes a plurality of sub power switch modules 41, 42, 43 and a plurality of inverters 51, 52, 53 and a sub power module 62. The sub power module 62 is for supplying a sub power signal, for example, a sub power signal of 5 volts, but the invention is not limited to this specification. The plurality of sub power switch modules 41, 42, 43 are electrically connected to the control wafer 10. When the control chip 10 determines that the external device 2 connected to the universal serial bus bar ports 21, 22, 23 is the powered device, the control chip 10 controls the corresponding sub power source from the plurality of sub power switch modules 41, 42, 43 The switch module is turned on to output the sub power signal to the powered device.
而在本案之較佳實施方式中,控制晶片10係利用第二接腳12a、12b、12c同時控制複數之主電源開關模組31、32、33及該複數之副電源開關模組41、42、43。因此電腦系統1還包括複數之反向器51、52、53,複數之反向器51、52、53係電性連接該控制晶片10之第二接腳12a、12b、12c及複數之副電源開關模組41、42、43之間。藉此控制晶片10得以利用第二接腳12a、12b、12c同時控制複數之主電源開關模組31、32、33及複數之副電源開關模組41、42、43,而不需要再設置額外的接腳。In the preferred embodiment of the present invention, the control chip 10 simultaneously controls the plurality of main power switch modules 31, 32, 33 and the plurality of sub power switch modules 41, 42 by using the second pins 12a, 12b, 12c. 43, 43. Therefore, the computer system 1 further includes a plurality of inverters 51, 52, 53. The plurality of inverters 51, 52, 53 are electrically connected to the second pins 12a, 12b, 12c of the control chip 10 and a plurality of auxiliary power sources. Between the switch modules 41, 42, 43. Thereby, the control chip 10 can simultaneously control the plurality of main power switch modules 31, 32, 33 and the plurality of sub power switch modules 41, 42, 43 by using the second pins 12a, 12b, 12c without setting additional The pin.
也就是當控制晶片10判斷通用序列匯流排連接埠21所連接的外部裝置2為被供電裝置時,控制晶片10係利用第二接腳12a同時控制主電源開關模組31截止以及控制副電源開關模組41導通,使副電源訊號從副電源模組62輸出至被供電裝置。That is, when the control chip 10 determines that the external device 2 connected to the universal serial bus bar 21 is a powered device, the control chip 10 simultaneously controls the main power switch module 31 to be turned off and controls the sub power switch by using the second pin 12a. The module 41 is turned on to output the sub power signal from the sub power module 62 to the powered device.
需注意的是,上述各個模組除可配置為硬體裝置、軟體程式、韌體或其組合外,亦可藉電路迴路或其他適當型式配置;並且,各個模組除可以單獨之型式配置外,亦可以結合之型式配置。一個較佳實施例是各模組皆為軟體程式儲存於記憶體上,利用處理器執行各模組以達成本發明之功能。此外,本實施方式僅例示本發明之較佳實施例,為避免贅述,並未詳加記載所有可能的變化組合。然而,本領域之通常知識者應可理解,上述各模組或元件未必皆為必要。且為實施本發明,亦可能包含其他較細節之習知模組或元件。各模組或元件皆可能視需求加以省略或修改,且任兩模組間未必不存在其他模組或元件。It should be noted that, in addition to being configurable as a hardware device, a software program, a firmware, or a combination thereof, each of the above modules may also be configured by a circuit loop or other suitable type; and, in addition, each module may be configured in a separate type. It can also be combined with the type configuration. In a preferred embodiment, each module is stored in a software program on a memory, and each module is executed by the processor to achieve the functions of the present invention. In addition, the present embodiment is merely illustrative of preferred embodiments of the present invention, and in order to avoid redundancy, all possible combinations of variations are not described in detail. However, those of ordinary skill in the art will appreciate that the various modules or components described above are not necessarily required. In order to implement the invention, other well-known modules or elements of more detail may also be included. Each module or component may be omitted or modified as needed, and no other modules or components may exist between any two modules.
接著請參考圖2係本發明之電源供應之方法之步驟流程圖。此處需注意的是,以下雖以電腦系統1為例說明本發明之電源供應之方法,但本發明之電源供應之方法並不以使用在電腦系統1為限。Next, please refer to FIG. 2, which is a flow chart of the steps of the method for power supply of the present invention. It should be noted here that although the computer system 1 is taken as an example to describe the power supply method of the present invention, the power supply method of the present invention is not limited to the use of the computer system 1.
首先進行步驟201:判斷通用序列匯流排連接埠是否連接至少一外部裝置。First, step 201 is performed: determining whether the universal serial bus connection port is connected to at least one external device.
首先控制晶片10係藉由第一接腳11a、11b、11c連接至複數之通用序列匯流排連接埠21、22、23,來判斷其中任一個通用序列匯流排連接埠21、22、23是否連接了至少一外部裝置2。First, the control wafer 10 is connected to the plurality of general-purpose serial bus ports 21, 22, 23 by the first pins 11a, 11b, 11c to determine whether any of the universal sequence bus bars 21, 22, 23 are connected. At least one external device 2 is provided.
當某一個通用序列匯流排連接埠21、22、23連接了外部裝置2時,則控制晶片10進一步執行步驟202:判斷該至少一外部裝置之種類。When a certain general-purpose serial bus connection port 21, 22, 23 is connected to the external device 2, the control chip 10 further performs step 202: determining the type of the at least one external device.
此時控制晶片10係藉由第一接腳11a、11b、11c進一步判斷所連接的外部裝置2之種類。At this time, the control wafer 10 further judges the type of the connected external device 2 by the first pins 11a, 11b, and 11c.
而當控制晶片10判斷該至少一外部裝置2為一供電裝置時,係執行步驟203:從該複數之主電源開關模組中控制一對應主電源開關模組導通。When the control chip 10 determines that the at least one external device 2 is a power supply device, step 203 is executed to control a corresponding main power switch module to be turned on from the plurality of main power switch modules.
接著控制晶片10係藉由第二接腳12a、12b、12c自複數之主電源開關模組31、32、33中控制一對應主電源開關模組導通。Then, the control chip 10 controls a corresponding main power switch module to be turned on from the plurality of main power switch modules 31, 32, 33 by the second pins 12a, 12b, 12c.
再進行步驟204:控制該供電裝置開始供應該主電源訊號,以經由該對應主電源開關模組傳輸至一主電源模組。Step 204: Control the power supply device to start supplying the main power signal to be transmitted to a main power module via the corresponding main power switch module.
控制晶片10藉由第三接腳13a、13b、13c控制供電裝置開始供應主電源訊號。而此主電源訊號係傳輸到主電源模組61,讓主電源模組61接收並儲存主電源訊號,以供電腦系統1使用。若控制晶片10於步驟203中判斷複數之主電源開關模組31、32、33同時電性連接複數之供電裝置時,控制晶片10會藉由複數之第二接腳12a、12b、12c同時控制複數之主電源開關模組31、32、33導通,並在步驟204中藉由複數之第三接腳13a、13b、13c控制複數之供電裝置同時供應該主電源訊號。The control chip 10 controls the power supply device to start supplying the main power signal by the third pins 13a, 13b, 13c. The main power signal is transmitted to the main power module 61, and the main power module 61 receives and stores the main power signal for use by the computer system 1. If the control chip 10 determines in step 203 that the plurality of main power switch modules 31, 32, 33 are electrically connected to the plurality of power supply devices at the same time, the control chip 10 is simultaneously controlled by the plurality of second pins 12a, 12b, 12c. The plurality of main power switch modules 31, 32, 33 are turned on, and in step 204, the plurality of power pins are controlled by the plurality of third pins 13a, 13b, 13c to simultaneously supply the main power signal.
而當步驟202中判斷該至少一外部裝置2為一被供電裝置時,係進行步驟205:控制一對應副電源開關模組導通。When it is determined in step 202 that the at least one external device 2 is a powered device, step 205 is performed to control a corresponding secondary power switch module to be turned on.
當控制晶片10判斷通用序列匯流排連接埠21、22、23所連接的外部裝置2為被供電裝置時,控制晶片10係自複數之主電源開關模組31、32、33中控制對應副電源開關模組導通。When the control chip 10 determines that the external device 2 connected to the universal serial bus bar ports 21, 22, 23 is the powered device, the control chip 10 controls the corresponding sub power source from the plurality of main power switch modules 31, 32, 33. The switch module is turned on.
最後進行步驟206:供應一副電源訊號以輸出至該被供電裝置。Finally, step 206 is performed: supplying a power signal to the powered device.
最後控制晶片10係控制副電源模組62輸出副電源訊號至被供電裝置。Finally, the control chip 10 controls the sub power module 62 to output the sub power signal to the powered device.
此處需注意的是,本發明之平衡訊號之方法並不以上述之步驟次序為限,只要能達成本發明之目的,上述之步驟次序亦可加以改變。It should be noted that the method for balancing signals of the present invention is not limited to the above-described sequence of steps, and the order of steps described above may be changed as long as the object of the present invention can be achieved.
綜上所陳,本發明無論就目的、手段及功效,在在均顯示其迥異於習知技術之特徵,懇請 貴審查委員明察,早日賜准專利,俾嘉惠社會,實感德便。惟應注意的是,上述諸多實施例僅係為了便於說明而舉例而已,本發明所主張之權利範圍自應以申請專利範圍所述為準,而非僅限於上述實施例。To sum up, the present invention, regardless of its purpose, means and efficacy, shows its distinctive features of the prior art. You are requested to review the examination and express the patent as soon as possible. It should be noted that the various embodiments described above are merely illustrative for ease of explanation, and the scope of the invention is intended to be limited by the scope of the claims.
1‧‧‧電腦系統
21‧‧‧外部裝置
10‧‧‧控制晶片
11a、11b、11c‧‧‧第一接腳
12a、12b、12c‧‧‧第二接腳
13a、13b、13c‧‧‧第三接腳
21、22、23‧‧‧通用序列匯流排連接埠
31、32、33‧‧‧主電源開關模組
41、42、43‧‧‧副電源開關模組
51、52、53‧‧‧反向器
61‧‧‧主電源模組
62‧‧‧副電源模組1‧‧‧ computer system
21‧‧‧External devices
10‧‧‧Control chip
11a, 11b, 11c‧‧‧ first pin
12a, 12b, 12c‧‧‧ second pin
13a, 13b, 13c‧‧‧ third pin
21, 22, 23‧‧‧ General Sequence Bus Connections埠
31, 32, 33‧‧‧ main power switch module
41, 42, 43‧‧‧Sub power switch module
51, 52, 53‧‧‧ reverser
61‧‧‧Main power module
62‧‧‧Sub power module
圖1A係本發明之電腦系統之電路架構示意圖。圖1B係本發明之電腦系統之控制晶片之接腳示意圖。圖2係本發明之電源供應之方法之步驟流程圖。1A is a schematic diagram of a circuit architecture of a computer system of the present invention. 1B is a schematic diagram of a pin of a control chip of the computer system of the present invention. 2 is a flow chart showing the steps of the method of power supply of the present invention.
1‧‧‧電腦系統 1‧‧‧ computer system
2‧‧‧外部裝置 2‧‧‧External devices
10‧‧‧控制晶片 10‧‧‧Control chip
11a、11b、11c‧‧‧第一接腳 11a, 11b, 11c‧‧‧ first pin
12a、12b、12c‧‧‧第二接腳 12a, 12b, 12c‧‧‧ second pin
13a、13b、13c‧‧‧第三接腳 13a, 13b, 13c‧‧‧ third pin
21、22、23‧‧‧通用序列匯流排連接埠 21, 22, 23‧‧‧ General Sequence Bus Connections埠
31、32、33‧‧‧主電源開關模組 31, 32, 33‧‧‧ main power switch module
41、42、43‧‧‧副電源開關模組 41, 42, 43‧‧‧Sub power switch module
51、52、53‧‧‧反向器 51, 52, 53‧‧‧ reverser
61‧‧‧主電源模組 61‧‧‧Main power module
62‧‧‧副電源模組 62‧‧‧Sub power module
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102146889A TW201525670A (en) | 2013-12-18 | 2013-12-18 | Computer system and power supplying method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102146889A TW201525670A (en) | 2013-12-18 | 2013-12-18 | Computer system and power supplying method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201525670A true TW201525670A (en) | 2015-07-01 |
Family
ID=54197628
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW102146889A TW201525670A (en) | 2013-12-18 | 2013-12-18 | Computer system and power supplying method thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW201525670A (en) |
-
2013
- 2013-12-18 TW TW102146889A patent/TW201525670A/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10042801B2 (en) | System for detecting universal serial bus (USB) device and method thereof | |
US9167718B2 (en) | Server system | |
CN110649694B (en) | NCSI network card power supply system | |
US20140136866A1 (en) | Rack and power control method thereof | |
US11289919B2 (en) | Charging control system | |
TWI536707B (en) | Uninterruptible power system and power control system thereof | |
US20140143571A1 (en) | Power integration module and electronic device | |
US20200244052A1 (en) | Power supply cabinet | |
TW201530319A (en) | Control chip, method and connection device utilizing the same | |
US9000609B2 (en) | Extension cord with AC and DC outputs for coupling AC and DC sources | |
TW200815973A (en) | CPU power-on control circuit | |
TW201525670A (en) | Computer system and power supplying method thereof | |
TWI410805B (en) | Power optimized dynamic port association | |
US9448618B2 (en) | Start-up module of redundant power supply having synchronous and sequential booting modes | |
JP4411579B2 (en) | Bus system | |
TW201933039A (en) | Data storage determining device | |
CN104679123A (en) | Mainboard and data burning method thereof | |
US9213383B2 (en) | Switching circuit module, computer system, and method for controlling computer system reset thereof | |
TW201436503A (en) | Controlling system and method for server | |
CN105573459B (en) | Electronic device and signal processing method | |
TW201426273A (en) | Motherboard and power management method thereof | |
TWI817714B (en) | Server, adapter card and control method thereof | |
JP2016181054A (en) | Data processing apparatus | |
US20220285963A1 (en) | Charging and discharging circuit | |
TW201317749A (en) | Power controlling method for dual graphic modules and computer apparatus using the same |