TW201503184A - Method for manufacturing stacked power inductor - Google Patents

Method for manufacturing stacked power inductor Download PDF

Info

Publication number
TW201503184A
TW201503184A TW102124107A TW102124107A TW201503184A TW 201503184 A TW201503184 A TW 201503184A TW 102124107 A TW102124107 A TW 102124107A TW 102124107 A TW102124107 A TW 102124107A TW 201503184 A TW201503184 A TW 201503184A
Authority
TW
Taiwan
Prior art keywords
conductor
conductors
power inductor
electrode block
substrate
Prior art date
Application number
TW102124107A
Other languages
Chinese (zh)
Inventor
Yu-Jia Zhang
Xiu-Lun Ye
Original Assignee
Inpaq Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inpaq Technology Co Ltd filed Critical Inpaq Technology Co Ltd
Priority to TW102124107A priority Critical patent/TW201503184A/en
Publication of TW201503184A publication Critical patent/TW201503184A/en

Links

Landscapes

  • Coils Or Transformers For Communication (AREA)
  • Manufacturing Cores, Coils, And Magnets (AREA)

Abstract

A method for manufacturing a stacked power inductor includes forming a plurality of inner-end conductors which are spaced from each other, two outer-end conductors, and a lead conductor on an upper surface of a substrate; forming stacked electrode blocks above a first end portion and a second end portion of each inner-end conductor and above an end portion of the lead conductor, and forming a stacked outer-end conductor above the outer-end conductor; coating thereon with a first magnetic material layer, but exposing an upper surface of the topmost electrode block and an upper surface of the outer-end conductor; connecting the topmost electrode block of the first end portion of each inner-end conductor with the topmost electrode block of the second end portion of the adjacent inner-end conductor via a plurality of connecting conductors; and coating thereon with a second magnetic material layer. Accordingly, a stacked power conductor is produced.

Description

層疊式功率電感之製造方法 Method for manufacturing stacked power inductor

本發明係有關一種層疊式功率電感之製造方法,特別是指功率電感由多數內端導體、外端導體、疊層電極塊、和連接導體所組成,且以多數磁性材料層被覆,藉此製成具有較佳感值之疊層式功率電感。 The invention relates to a method for manufacturing a stacked power inductor, in particular to a power inductor composed of a plurality of inner end conductors, outer end conductors, laminated electrode blocks, and connecting conductors, and coated with a plurality of magnetic material layers. It is a stacked power inductor with better inductance.

習見功率電感,係利用截面為直角形或圓形的導線經捲繞成螺旋狀所形成,其具有沿著垂直方向疊層延伸的多數圈,其兩個末端延伸出導線以便與外部導體連接。製作時,先將已焊接導線的螺旋狀導線置入鑄模中,再於鑄模中注入磁性粉末材料,然後將磁性粉末材料壓合成塊體,最後脫模成型。 The power inductor is conventionally formed by winding a wire having a right-angled or circular cross section in a spiral shape, and has a plurality of turns extending in a vertical direction, the two ends of which extend out of the wires to be connected to the outer conductor. In the production, the spiral wire of the welded wire is first placed in a mold, and then the magnetic powder material is injected into the mold, and then the magnetic powder material is pressed into a block and finally demolded.

惟,該習見功率電感存在以下缺失: However, the power inductor has the following shortcomings:

1.將線圈元件置入鑄模中,再對注入鑄模中的磁性粉末及黏結膠體材料加壓時,會有因為壓力不足而導致線圈元件與磁性材料包覆不完全的問題,或者因為壓力過大而導致不同材料間之介面產生裂縫,造成產品可靠度不良的問題。 1. When the coil component is placed in a mold and the magnetic powder and the adhesive colloidal material injected into the mold are pressurized, there may be a problem that the coil component and the magnetic material are not completely covered due to insufficient pressure, or because the pressure is too large. This leads to cracks in the interface between different materials, resulting in poor product reliability.

2.將該等功率電感應用於高電流環境時,容易 因為元件溫度急遽上升而燒毀。 2. When these power inductors are applied to high current environments, it is easy It burned because the temperature of the component rose sharply.

有鑑於習見功率電感有上述缺失,本發明人乃針對該些缺失研究改進之道,經長時研究終有本發明產生。 In view of the above-mentioned lack of power inductors, the present inventors have made improvements to the research of these defects, and the invention has been produced by long-term research.

因此,本發明旨在提供一種層疊式功率電感之製造方法,係使功率電感由多數內端導體、外端導體、電極塊和多數連接導體所組成者。 Accordingly, the present invention is directed to a method of fabricating a stacked power inductor in which the power inductor is composed of a plurality of inner end conductors, outer end conductors, electrode blocks, and a plurality of connecting conductors.

依本發明之層疊式功率電感之製造方法,係先於一基板的上表面形成多數間隔的內端導體;每一內端導體各具有一第一端部和一第二端部,在每一內端導體的第一端部和第二端部上方,各形成有多數疊層電極塊;每一內端導體之第一端部的頂層電極塊和相鄰內端導體之第二端部的頂層電極塊上方,再以一長條形連接導體連接,由此製成橫向捲繞的螺旋狀功率電感,為本發明之次一目的。 According to the manufacturing method of the stacked power inductor of the present invention, a plurality of spaced inner end conductors are formed on an upper surface of a substrate; each inner end conductor has a first end portion and a second end portion, respectively. a plurality of stacked electrode blocks are formed above the first end portion and the second end portion of the inner end conductor; a top electrode block of the first end portion of each inner end conductor and a second end portion of the adjacent inner end conductor Above the top electrode block, a long strip-shaped connecting conductor is connected, thereby making a transversely wound spiral power inductor, which is the second object of the present invention.

依本發明之層疊式功率電感之製造方法,在製作過程中,於每一內端導體的兩端完成疊層電極塊製作後,即先以一第一磁性材料層將整體被覆;然後使頂層電極塊的上端面裸露,再以連接導體連接於兩頂層電極塊之上表面,使內端導體、疊層電極塊、和連接導體構成螺旋線圈通路,最後再以第二磁性材料層包覆,為本發明之再一目的。 According to the manufacturing method of the stacked power inductor of the present invention, in the manufacturing process, after the laminated electrode block is completed at both ends of each inner conductor, the first magnetic material layer is first covered; then the top layer is The upper end surface of the electrode block is exposed, and then connected to the upper surface of the two top electrode blocks by a connecting conductor, so that the inner end conductor, the laminated electrode block, and the connecting conductor form a spiral coil path, and finally covered with a second magnetic material layer. It is a further object of the invention.

依本發明之層疊式功率電感之製造方法,經由 內端導體、疊層電極塊和連接導體所構成的螺旋電感,其疊層電極塊的層數及高度可根據使用的電子產品而調整,為本發明之又一目的。 According to the manufacturing method of the stacked power inductor of the present invention, The spiral inductor composed of the inner end conductor, the laminated electrode block, and the connecting conductor has a layer number and a height of the laminated electrode block which can be adjusted according to the electronic product to be used, and is another object of the present invention.

依本發明之層疊式功率電感之製造方法,可輕易調整功率電感的感值,為本發明之又一目的。 According to the manufacturing method of the stacked power inductor of the present invention, the inductance of the power inductor can be easily adjusted, which is another object of the present invention.

至於本發明之詳細構造,應用原理,作用與功效,則請參照下列依附圖所作之說明即可得到完全了解。 As for the detailed construction, application principle, function and effect of the present invention, please refer to the following description according to the drawings to obtain a complete understanding.

1‧‧‧內端導體 1‧‧‧ inner conductor

2‧‧‧疊層電極塊 2‧‧‧Laminated electrode blocks

3‧‧‧連接導體 3‧‧‧Connecting conductor

10‧‧‧基板 10‧‧‧Substrate

11、12、13、14、15‧‧‧內端導體 11, 12, 13, 14, 15‧‧‧ inner conductor

11A、12A、13A、14A、15A‧‧‧第一端部 11A, 12A, 13A, 14A, 15A‧‧‧ first end

11B、12B、13B、14B、15B‧‧‧第二端部 11B, 12B, 13B, 14B, 15B‧‧‧ second end

41、42‧‧‧引出導體 41, 42‧‧‧ lead conductor

50‧‧‧第一磁性材料被覆層 50‧‧‧First magnetic material coating

51、52‧‧‧外端導體 51, 52‧‧‧ outer conductor

510、520‧‧‧引出導體 510, 520‧‧‧ lead conductor

60‧‧‧底層電極塊 60‧‧‧Bottom electrode block

61、62‧‧‧第二層外端導體 61, 62‧‧‧ second layer outer conductor

70‧‧‧頂層電極塊 70‧‧‧Top electrode block

71、72‧‧‧第三層外端導體 71, 72‧‧‧ third layer outer conductor

701、710、720‧‧‧上表面 701, 710, 720‧‧‧ upper surface

80‧‧‧連接導體 80‧‧‧Connecting conductor

81、82‧‧‧頂層外端導體 81, 82‧‧‧ top outer conductor

90‧‧‧第二磁性材料被覆層 90‧‧‧Second magnetic material coating

100‧‧‧母基板 100‧‧‧ mother substrate

101、102、103‧‧‧基板單元 101, 102, 103‧‧‧ substrate unit

100A‧‧‧內端導體 100A‧‧‧ inner conductor

111、112‧‧‧外端導體 111, 112‧‧‧ outer conductor

100B‧‧‧第一端部 100B‧‧‧First end

100C‧‧‧第二端部 100C‧‧‧second end

110‧‧‧引出導體 110‧‧‧ lead conductor

120‧‧‧底層電極塊 120‧‧‧Bottom electrode block

121、122‧‧‧第二層外端導體 121, 122‧‧‧ second layer outer conductor

130‧‧‧頂層電極塊 130‧‧‧Top electrode block

131、132‧‧‧第三層外端導體 131, 132‧‧‧ third layer outer conductor

200‧‧‧第一總磁性材料被覆層 200‧‧‧First total magnetic material coating

301‧‧‧連接導體 301‧‧‧Connecting conductor

310、320‧‧‧頂層外端導體 310, 320‧‧‧ top outer conductor

400‧‧‧第二總磁性材料被覆層 400‧‧‧Second total magnetic material coating

1000‧‧‧粒狀元件 1000‧‧‧Grained components

第1圖為本發明疊層功率電感之製造方法所製得的疊層功率電感之立體示意圖。 Fig. 1 is a perspective view showing a laminated power inductor produced by the method for manufacturing a laminated power inductor of the present invention.

第2A~2G圖為本發明疊層功率電感之製造方法的製作流程示意圖。 2A-2G are schematic diagrams showing the manufacturing process of the method for manufacturing the laminated power inductor of the present invention.

第3A~3H圖為本發明疊層功率電感之製造方法的矩陣式製作流程示意圖。 3A-3H are schematic diagrams showing a matrix manufacturing process of the method for manufacturing a laminated power inductor of the present invention.

本發明之疊層式功率電感之製造方法,其功率電感乃如第1圖所示,包括:多數間隔並排的內端導體1、多數設於內端導體1之兩端部上方的疊層電極塊2、多數連接相鄰內端導體之第一端部和第二端部的疊層電極塊2之連接導體3、以及向外延伸之引出導體41、42。 The method for manufacturing a stacked power inductor according to the present invention has a power inductor as shown in FIG. 1, and includes: a plurality of inner end conductors 1 arranged side by side, and a plurality of laminated electrodes provided at both end portions of the inner end conductor 1 The block 2, the plurality of connecting conductors 3 of the laminated electrode block 2 connecting the first end and the second end of the adjacent inner end conductors, and the outwardly extending lead conductors 41, 42.

本發明之疊層式功率電感之製造方法,其製程 步驟包括:底層導體形成步驟:如第2A圖所示,在基板10的上表面形成多數內端導體11、12、13、14、15和二外端導體51、52;其中,每一內端導體11、12、13、14、15呈斜向間隔設置,其各具有一第一端部11A、12A、13A、14A、15A和一第二端部11B、12B、13B、14B、15B;二外端導體51、52係形成於基板10之上表面的兩端,其外側面與基板10的側邊切齊,其一端沿著基板的長度方向形成一長條狀引出導體510、520,該引出導體510、520和外端導體51、52可形成為一體;該引出導體510、520的長度以能和其最接近的內端導體之端部保持適當距離即可;內端導體11、12、13、14、15和外端導體51、52均為導電金屬材料形成,其高度相同;底層電極塊形成步驟:如第2B圖所示,在每一內端導體11、12、13、14、15的第一端部11A、12A、13A、14A、15A上方和第二端部11B、12B、13B、14B、15B上方、以及引出導體510、520的端部上方,各形成一底層電極塊60;在每一外端導體51、52的上方則形成一和外端導體51、52重疊的第二層外端導體61、62;底層電極塊60和第二層外端導體61、62的高度相同;頂層電極塊形成步驟:如第2C圖所示,在每一底層電極塊60的上方再各形成一向上堆疊的頂層電極 塊70;第二層外端導體61、62的上方則形成一和第二層外端導體61、62重疊的第三層外端導體71、72;頂層電極塊70和第三層外端導體71、72的高度相同;第一被覆層形成步驟:如第2D圖所示,在基板10的上方,形成一將內端導體11、12、13、14、15、外端導體51、52、61、62、71、72、引出導體510、520、底層電極塊60和頂層電極塊70同時包覆的第一磁性材料被覆層50;層塊裸露步驟:如第2E圖所示,利用磨削或刮除等製程,將被覆在頂層電極塊70上表面和第三層外端導體71、72上表面的被覆層刮除,使頂層電極塊70的上表面701和第三層外端導體71、72的上表面710、720均呈裸露狀;(按,使頂層電極塊70的上表面701和第三層外端導體71、72的上表面710、720呈裸露狀的方式,亦可使第一磁性材料被覆層50不蓋覆至其上表面而形成);連接導體形成步驟:如第2F圖所示,在每一頂層電極塊70之裸露的上表面,和第三層外端導體71、72之裸露的上表面,形成多數連接導體80;使每一內端導體11、12、13、14、15之第一端部11A、12A、13A、14A、15A的頂層電極塊70和其相鄰內端導體之第二端部11B、12B、13B、14B、15B的頂層電極塊70,均以一連接導體80相連接;外側內端導體11之第二端部11B的頂層電極塊70和引出 導體510的頂層電極塊70,以及外側內端導體15之第一端部15A的頂層電極塊70和引出導體520之頂層電極塊70,亦均以一連接導體80連接(例如11A-12B、12A-13B、13A-14B、14A-15B、15A-520、11B-510),使全部內端導體11、12、13、14、15、外端導體51、52、61、62、71、72及電極塊60、70構成橫狀連通的螺旋型導體;第三層外端導體71、72的上方再形成一頂層外端導體81、82,頂層外端導體81、82的厚度和連接導體80的厚度相同;第二被覆層形成步驟:如第2G圖所示,在上述第一磁性材料被覆層50的上方,再形成一將各連接導體80和頂層外端導體81、82包覆之第二磁性材料被覆層90。 Manufacturing method of laminated power inductor of the present invention, process thereof The steps include: a bottom conductor forming step: as shown in FIG. 2A, a plurality of inner end conductors 11, 12, 13, 14, 15 and two outer end conductors 51, 52 are formed on the upper surface of the substrate 10; wherein each inner end The conductors 11, 12, 13, 14, 15 are disposed at an oblique interval, each having a first end portion 11A, 12A, 13A, 14A, 15A and a second end portion 11B, 12B, 13B, 14B, 15B; The outer end conductors 51 and 52 are formed on both ends of the upper surface of the substrate 10, and the outer side surfaces thereof are aligned with the side edges of the substrate 10, and one end thereof is formed with a long strip-shaped lead conductors 510 and 520 along the longitudinal direction of the substrate. The lead conductors 510, 520 and the outer end conductors 51, 52 may be formed integrally; the length of the lead conductors 510, 520 may be maintained at an appropriate distance from the end of the inner end conductor closest thereto; the inner end conductors 11, 12 , 13, 14, 15 and the outer end conductors 51, 52 are all formed of a conductive metal material having the same height; the bottom electrode block forming step: as shown in FIG. 2B, at each of the inner end conductors 11, 12, 13, 14 , above the first end portions 11A, 12A, 13A, 14A, 15A and above the second end portions 11B, 12B, 13B, 14B, 15B, and Above the ends of the conductors 510, 520, each forming a bottom electrode block 60; above each of the outer end conductors 51, 52 is formed a second outer end conductor 61, 62 overlapping the outer end conductors 51, 52; The bottom electrode block 60 and the second outer end conductors 61, 62 have the same height; the top electrode block forming step: as shown in FIG. 2C, an upper stacked top electrode is formed above each of the bottom electrode blocks 60 Block 70; above the second outer conductors 61, 62, a third outer end conductor 71, 72 overlapping the second outer conductors 61, 62; a top electrode block 70 and a third outer conductor 71, 72 have the same height; a first coating layer forming step: as shown in FIG. 2D, above the substrate 10, an inner end conductor 11, 12, 13, 14, 15 and an outer end conductor 51, 52 are formed. 61, 62, 71, 72, lead conductors 510, 520, bottom electrode block 60 and top electrode block 70 simultaneously coated first magnetic material coating layer 50; layer bare steps: as shown in Figure 2E, using grinding Or a process such as a scraping process, the coating layer covering the upper surface of the top electrode block 70 and the upper surface of the third outer electrode conductors 71, 72 is scraped off, so that the upper surface 701 of the top electrode block 70 and the third outer conductor 71 are provided. The upper surfaces 710 and 720 of the upper portion 710 and 720 are bare; (the pressing, the upper surface 701 of the top electrode block 70 and the upper surfaces 710 and 720 of the third outer conductors 71 and 72 are exposed, or a first magnetic material coating layer 50 is not formed to cover the upper surface thereof; a connecting conductor forming step: as shown in FIG. 2F, at each top layer The exposed upper surface of the pole block 70, and the exposed upper surface of the third outer conductors 71, 72, form a plurality of connecting conductors 80; the first ends of each of the inner end conductors 11, 12, 13, 14, The top electrode block 70 of the portions 11A, 12A, 13A, 14A, 15A and the top electrode block 70 of the second end portions 11B, 12B, 13B, 14B, 15B of the adjacent inner end conductors are each connected by a connecting conductor 80 The top electrode block 70 of the second end portion 11B of the outer inner end conductor 11 and the lead The top electrode block 70 of the conductor 510, and the top electrode block 70 of the first end portion 15A of the outer inner end conductor 15 and the top electrode block 70 of the lead conductor 520 are also connected by a connecting conductor 80 (for example, 11A-12B, 12A). -13B, 13A-14B, 14A-15B, 15A-520, 11B-510), making all inner end conductors 11, 12, 13, 14, 15 and outer end conductors 51, 52, 61, 62, 71, 72 and The electrode blocks 60, 70 constitute a spiral-shaped conductor that communicates in a horizontal direction; a top-side outer-end conductor 81, 82 is formed over the third outer-end conductors 71, 72, and the thickness of the top-side outer-end conductors 81, 82 and the connection conductor 80 The second coating layer forming step: as shown in FIG. 2G, a second coating of each of the connecting conductors 80 and the top outer end conductors 81, 82 is formed over the first magnetic material covering layer 50. The magnetic material is coated 90.

由以上所述可知,經由分段形成多層磁性材料被覆層的被覆,使每一磁性材料被覆層的形成更為確實,不僅能達到對導體的保護,更可避免電感遭到破壞,進而提高整體電感的感值。 As described above, it is known that the coating of the plurality of magnetic material coating layers is formed by segmentation, so that the formation of each of the magnetic material coating layers is more reliable, and not only the protection of the conductor but also the destruction of the inductance can be avoided, thereby improving the overall The inductance of the inductor.

本發明之疊層式功率電感之製造方法,在實施上亦得為矩陣式大量生產,其製作步驟為:第一步驟:如第3A圖所示,首先在一母基板100上劃分出呈矩陣排列的多數基板單元101、102、103˙˙˙;在每一基板單元101、102、103˙˙˙的上表面形成多數呈斜向間隔的內端導體100A和二外端導體111、112;每一內端導體100A各具有一第一端部100B和一第 二端部100C;每一基板單元101、102、103˙˙˙上的外端導體111、112係彼此相互貼靠,且沿著基板單元的長度方向設有引出導體110;第二步驟:如第3B圖所示,在每一基板單元101、102、103˙˙˙之內端導體100A的第一端部和第二端部上方,及引出導體110的末端上方,各形成一底層電極塊120;在每一基板單元101、102、103˙˙˙之外端導體111、112的上方,則形成一和外端導體111、112重疊的第二層外端導體121、122;第三步驟:如第3C圖所示,在每一內端導體100A的第一端部和第二端部上方,以及引出導體110的末端上方,再形成一頂層電極塊130;第二層外端導體121、122的上方亦再形成一第三層外端導體131、132;第四步驟:如第3D圖所示,在母基板100上方,形成一將各基板單元101、102、103˙˙˙之內端導體、外端導體、電極塊全部包覆之第一總磁性材料被覆層200;第五步驟:如第3E圖所示,利用磨削或刮除等製程,將各基板單元101、102、103˙˙˙之頂層電極塊130及第三層外端導體131、132之上表面的第一總磁性材料被覆層200刮除,使頂層電極塊130及第三層外端導體131、132的上表面裸露; 第六步驟:如第3F圖所示,在每一基板單元101、102、103˙˙˙上,形成多數連接導體301,使每一內端導體之第一端部與相鄰內端導體之第二端部的頂層電極塊均藉一連接導體301連接;外側內端導體的頂層電極塊亦藉一連接導體301與引出導體端部之頂層電極塊相連接;第三層外端導體131、132的上方則再形成一頂層外端導體310、320;第七步驟:如第3G圖所示,再於母基板100的上方,形成一將各連接導體301和頂層外端導體310、320全部包覆之第二總磁性材料被覆層400;第八步驟:最後,如第3H圖所示,利用切割製程,將每一基板單元101、102、103˙˙˙分割成粒狀元件1000。 The manufacturing method of the stacked power inductor of the present invention is also mass-produced in a matrix, and the manufacturing steps are as follows: First step: as shown in FIG. 3A, firstly, a matrix is divided on a mother substrate 100. Arranging a plurality of substrate units 101, 102, 103 ̇ ̇; a plurality of obliquely spaced inner end conductors 100A and two outer end conductors 111, 112 are formed on the upper surface of each of the substrate units 101, 102, 103 ̇ ̇; Each inner end conductor 100A has a first end portion 100B and a first The two end portions 100C; the outer end conductors 111, 112 on each of the substrate units 101, 102, 103 贴 ̇ are abutting each other, and the lead conductors 110 are disposed along the length direction of the substrate unit; the second step: As shown in FIG. 3B, a bottom electrode block is formed above the first end portion and the second end portion of the inner end conductor 100A of each of the substrate units 101, 102, and 103, and above the end of the lead conductor 110. 120; above each of the substrate units 101, 102, 103 ̇ ̇ ̇ outer end conductors 111, 112, a second outer end conductor 121, 122 overlapping the outer end conductors 111, 112 is formed; As shown in FIG. 3C, a top electrode block 130 is formed over the first end and the second end of each inner conductor 100A, and above the end of the lead conductor 110; the second outer conductor 121 Further, a third layer outer end conductors 131 and 132 are formed on the upper side of the second layer 122. Fourth step: as shown in FIG. 3D, a substrate unit 101, 102, 103 is formed on the mother substrate 100. The inner total conductor, the outer end conductor, and the electrode block are all coated with the first total magnetic material coating layer 200; the fifth step: As shown in Fig. 3E, the first total magnetic properties of the upper surface of each of the substrate units 101, 102, 103 and the top electrode block 130 and the third outer conductors 131, 132 are formed by a grinding or scraping process. The material coating layer 200 is scraped off to expose the upper surfaces of the top electrode block 130 and the third layer outer end conductors 131, 132; The sixth step: as shown in FIG. 3F, a plurality of connection conductors 301 are formed on each of the substrate units 101, 102, and 103, so that the first end portion of each of the inner end conductors and the adjacent inner end conductor are The top electrode blocks of the second end portion are connected by a connecting conductor 301; the top electrode block of the outer inner end conductor is also connected to the top electrode block of the leading end of the lead conductor by a connecting conductor 301; the third outer end conductor 131, Further, a top outer end conductor 310, 320 is formed on the upper side of the first step; a seventh step: as shown in FIG. 3G, a plurality of connecting conductors 301 and top outer end conductors 310, 320 are formed over the mother substrate 100. The second total magnetic material coating layer 400 is coated; the eighth step: Finally, as shown in FIG. 3H, each of the substrate units 101, 102, 103 ̇ ̇ is divided into the granular elements 1000 by a dicing process.

本發明之層疊式功率電感之製造方法,經由上述製程,可提昇疊層式功率電感之生產效率,透過對電極塊的層數及高度之調整,可符合各種電子產品之要求,在製作過程中,亦可在形成第一磁性材料被覆層時,使其不蓋覆至頂層電極塊和外端導體的上表面,以減化刮除部份被覆層的步驟。 According to the manufacturing method of the stacked power inductor of the present invention, the production efficiency of the stacked power inductor can be improved through the above process, and the adjustment of the number and height of the electrode block can meet the requirements of various electronic products during the production process. Alternatively, when the first magnetic material coating layer is formed, it is not covered to the upper surfaces of the top electrode block and the outer end conductor to reduce the step of scraping off the partial coating layer.

從上所述可知,本發明之層疊式功率電感之製造方法,其製程步驟確屬創新,可以改進習見功率電感之弊,而其並未見諸公開使用,合於專利法之規定,懇請賜 准專利,實為德便。 It can be seen from the above that the manufacturing method of the stacked power inductor of the present invention has an innovative process, which can improve the disadvantages of the power inductor, and it has not been disclosed. It is in accordance with the provisions of the patent law. Quasi-patent is really a virtue.

以上所述者乃是本發明較佳具體的實施例,若依本發明之構想所作之改變,其產生之功稜作用,仍未超出說明書與圖示所涵蓋之精神時,均應在本發明之範圍內,合予陳明。 The above is a preferred embodiment of the present invention. If the changes made by the concept of the present invention are not exceeded by the spirit of the specification and the drawings, the present invention should be Within the scope of the agreement, Chen Ming.

10‧‧‧基板 10‧‧‧Substrate

50‧‧‧第一磁性材料被覆層 50‧‧‧First magnetic material coating

80‧‧‧連接導體 80‧‧‧Connecting conductor

81、82‧‧‧頂層外端導體 81, 82‧‧‧ top outer conductor

90‧‧‧第二磁性材料被覆層 90‧‧‧Second magnetic material coating

Claims (7)

一種疊層式功率電感之製造方法,包括:在一基板的上表面形成多數內端導體和二外端導體;所述的多數內端導體和外端導體係相互間隔,所述每一內端導體各具有一第一端部和一第二端部;所述外端導體之一端,沿著基板的長度方向設有一引出導體,該引出導體的端部和與其最接近的內端導體的端部,保持一距離;在所述每一內端導體的第一端部和第二端部的上方、以及引出導體的端部上方,各形成一電極塊;所述外端導體的上方則形成一第二層外端導體;在基板的上方,形成一將前面所述內端導體、引出導體、電極塊和外端導體包覆的第一磁性材料被覆層;在第一磁性材料被覆層的上方,形成多數連接導體,使每一內端導體之第一端部上方的電極塊與相鄰內端導體之第二端部上方的電極塊,以及引出導體之端部上方的電極塊與其相鄰內端導體之端部上方的電極塊,都各以一連接導體相連接,使整體構成橫狀連通的螺旋型導體;第二層外端導體的上方並形成一頂層外端導體;在上述第一磁性材料被覆層的上方,再形成一將各 連接導體和頂層外端導體包覆的第二磁性材料被覆層。 A method of manufacturing a stacked power inductor, comprising: forming a plurality of inner end conductors and two outer end conductors on an upper surface of a substrate; wherein the plurality of inner end conductors and outer end conductors are spaced apart from each other, each of the inner ends The conductors each have a first end and a second end; one end of the outer end conductor is provided with a lead conductor along the length of the substrate, and the end of the lead conductor and the end of the inner end conductor closest thereto Holding a distance; forming an electrode block above the first end portion and the second end portion of each of the inner end conductors and above the end portion of the lead conductor; forming an upper portion of the outer end conductor a second outer end conductor; above the substrate, a first magnetic material coating layer covering the inner end conductor, the lead conductor, the electrode block and the outer end conductor; and the first magnetic material coating layer Above, a plurality of connecting conductors are formed such that the electrode block above the first end of each inner conductor and the electrode block above the second end of the adjacent inner conductor, and the electrode block above the end of the lead conductor Neighbor end conductor The electrode blocks above the end portions are each connected by a connecting conductor so as to form a spiral conductor which is connected in a horizontal direction; a top layer outer end conductor is formed above the second outer end conductor; and the first magnetic material is covered Above the layer, another one will be formed A second magnetic material coating layer covered by the connecting conductor and the top outer end conductor. 如申請專利範圍第1項所述之疊層式功率電感之製造方法,其中所述多數內端導體係呈斜向間隔排列。 The method of manufacturing a stacked power inductor according to claim 1, wherein the plurality of inner end guiding systems are arranged at an oblique interval. 如申請專利範圍第1項所述之疊層式功率電感之製造方法,其中所述各電極塊在以連接導體連接之前,其上表面為未被第一磁性材料被覆層所被覆之裸露狀。 The method of manufacturing a stacked power inductor according to claim 1, wherein the upper surface of each of the electrode blocks is exposed without being covered by the first magnetic material coating layer before being connected by the connecting conductor. 如申請專利範圍第1項所述之疊層式功率電感之製造方法,其中所述每一層外端導體的厚度,和同層的內端導體、電極塊或連接導體的厚度相同。 The method of manufacturing a stacked power inductor according to claim 1, wherein the thickness of each of the outer end conductors is the same as the thickness of the inner end conductor, the electrode block or the connecting conductor of the same layer. 如申請專利範圍第1項所述之疊層式功率電感之製造方法,其中所述基板得為單一基板或由多數基板單元所組成的母基板。 The method of manufacturing a stacked power inductor according to claim 1, wherein the substrate is a single substrate or a mother substrate composed of a plurality of substrate units. 如申請專利範圍第5項所述之疊層式功率電感之製造方法,其中所述母基板上的多數基板單元得呈矩陣式排列,而為矩陣式排列製造疊層式功率電感。 The method of manufacturing a stacked power inductor according to claim 5, wherein a plurality of substrate units on the mother substrate are arranged in a matrix, and a stacked power inductor is fabricated in a matrix arrangement. 如申請專利範圍第6項所述之疊層式功率電感之製造方法,其中以矩陣式排列製造疊層式功率電感時,各兩相鄰基板單元上的外端導體得先形成為一體,然後再經切割分開。 The manufacturing method of the stacked power inductor according to claim 6, wherein when the stacked power inductor is manufactured in a matrix arrangement, the outer end conductors on the two adjacent substrate units are first formed into one body, and then Separate by cutting.
TW102124107A 2013-07-05 2013-07-05 Method for manufacturing stacked power inductor TW201503184A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW102124107A TW201503184A (en) 2013-07-05 2013-07-05 Method for manufacturing stacked power inductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102124107A TW201503184A (en) 2013-07-05 2013-07-05 Method for manufacturing stacked power inductor

Publications (1)

Publication Number Publication Date
TW201503184A true TW201503184A (en) 2015-01-16

Family

ID=52718488

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102124107A TW201503184A (en) 2013-07-05 2013-07-05 Method for manufacturing stacked power inductor

Country Status (1)

Country Link
TW (1) TW201503184A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI696241B (en) * 2019-10-30 2020-06-11 旺詮股份有限公司 Manufacturing method of high-power inductance element and its element
CN112201436A (en) * 2020-09-17 2021-01-08 广东良友科技有限公司 Firmly-welded flat wire vertically-wound inductor and packaging method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI696241B (en) * 2019-10-30 2020-06-11 旺詮股份有限公司 Manufacturing method of high-power inductance element and its element
CN112201436A (en) * 2020-09-17 2021-01-08 广东良友科技有限公司 Firmly-welded flat wire vertically-wound inductor and packaging method thereof

Similar Documents

Publication Publication Date Title
US20210241963A1 (en) Surface mounted inductor and method for manufacturing the same
KR101866150B1 (en) Surface-mounted inductor and manufacturing method therefor
JP2015032625A5 (en)
JP6409328B2 (en) Coil parts
KR20180073450A (en) Surface-mount inductor
CN104021913B (en) Multilayer coil and manufacturing method thereof
KR20180073488A (en) Surface-mount inductor
TW201613001A (en) Substrate-less stackable package with wire-bond interconnect, method for making a microelectronic unit, method for making a microelectronic package and method for making a microelectronic assembly
TW201243879A (en) Coil component
JP2013149814A5 (en)
US10692644B2 (en) Electronic component and method of manufacturing the same
KR102064119B1 (en) Sheet type inductor
CN107919220A (en) The manufacture method of multilayer coil component
TW201508788A (en) A method of providing electric terminals on both lateral surfaces of a composited power inductor
US20160181014A1 (en) Surface-mount inductor and method for manufacturing the same
JP6387697B2 (en) Magnetic core and coil device
TW201503184A (en) Method for manufacturing stacked power inductor
JP2008306147A (en) Wire-wound inductor and method of manufacturing the same
JP2001052946A (en) Manufacture of chip inductor
US20140292462A1 (en) Power inductor and method for fabricating the same
US10026549B2 (en) Method of manufacturing an electronic component
JP2017191941A (en) Surface-mount inductor and manufacturing method thereof
JP2009245992A (en) Coil part and method of manufacturing the same
TWI733575B (en) Inductive component and the fabrication method thereof
TWI566267B (en) Solid electrolytic capacitor and its preparation method