TW201342554A - Wire structure for semiconductor package and manufacturing method thereof - Google Patents

Wire structure for semiconductor package and manufacturing method thereof Download PDF

Info

Publication number
TW201342554A
TW201342554A TW101113268A TW101113268A TW201342554A TW 201342554 A TW201342554 A TW 201342554A TW 101113268 A TW101113268 A TW 101113268A TW 101113268 A TW101113268 A TW 101113268A TW 201342554 A TW201342554 A TW 201342554A
Authority
TW
Taiwan
Prior art keywords
indium
wire
copper wire
solder ball
copper
Prior art date
Application number
TW101113268A
Other languages
Chinese (zh)
Inventor
Ho-Ming Tong
Chao-Fu Weng
Chang-Lin Yeh
Chih-Pin Hung
Yi-Shao Lai
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW101113268A priority Critical patent/TW201342554A/en
Publication of TW201342554A publication Critical patent/TW201342554A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85181Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

A wire structure for a semiconductor package and a manufacturing method thereof are provided. The method has steps of: heating an indium-containing material, so that the indium-containing material is melt to form an indium-containing ball; providing a copper wire having a front end; and connecting the front end of the copper wire with the indium-containing ball, so as to construct a wire structure. The copper wire is connected to a pad of a chip through the indium-containing ball. Thus, the structural integrity of the pad of the chip can be maintained, in order to enhance the quality and yield of the wire bonding process of copper wires.

Description

半導體裝置之導線構造及其製造方法Conductor structure of semiconductor device and manufacturing method thereof

本發明係關於一種半導體裝置之導線構造及其製造方法,特別是關於一種由銅導線及含銦焊球所構成之半導體裝置之導線構造及其製造方法。The present invention relates to a wire structure of a semiconductor device and a method of fabricating the same, and more particularly to a wire structure of a semiconductor device comprising a copper wire and an indium containing ball and a method of manufacturing the same.

現有半導體積體電路(integrated circuit,IC)晶片封裝製造過程中,大多是以金線(gold wire)連接晶片與載板,但相較於金線,銅導線(copper wire)具有低成本的優勢且具有較佳的導電性、導熱性及機械强度,故銅導線的線徑可設計得更細且可提供較佳的散熱效率,因而目前有一研發趨勢是以銅導線來逐漸取代傳統金線並將其應用於半導體晶片的打線(wire bonding)製程中。In the conventional semiconductor integrated circuit (IC) chip package manufacturing process, most of the gold wire is used to connect the wafer and the carrier board, but the copper wire has the advantage of low cost compared with the gold wire. And having better conductivity, thermal conductivity and mechanical strength, the wire diameter of the copper wire can be designed to be finer and can provide better heat dissipation efficiency. Therefore, there is a research and development trend in which the copper wire is gradually replacing the traditional gold wire and It is applied to a wire bonding process of a semiconductor wafer.

按,現有銅導線的打線(wire bonding)製程大致包含下述步驟:首先,提供一晶片及一載板,該晶片具有數個接墊(例如鋁墊),該載板具有數個焊墊(例如銅墊),且該載板承載該晶片;接著,通過一焊針將一銅導線以電子點火方式處理以形成一結球端(即第一端),並利用該焊針將該結球端熱壓結合在該晶片的接墊上;之後,移動該焊針以引導該銅導線至該載板的對應焊墊上方;最後,利用該焊針將該銅導線熱壓合扯斷於該焊墊上而形成一尾端(即第二端)。According to the prior art, a wire bonding process generally includes the following steps: First, a wafer and a carrier are provided, the wafer having a plurality of pads (eg, aluminum pads) having a plurality of pads ( For example, a copper pad), and the carrier carries the wafer; then, a copper wire is electronically ignited by a soldering needle to form a ball end (ie, the first end), and the ball end is heated by the soldering pin Pressing and bonding on the pad of the wafer; thereafter, moving the soldering pin to guide the copper wire to the corresponding pad of the carrier; finally, the copper wire is thermally pressed and broken on the pad by the soldering pin A tail end (ie, the second end) is formed.

在上述打線期間,當該銅導線形成該結球端時,該焊針是以一垂直向的壓合力撞擊該接墊,再以橫向的拉力引導該銅導線,而使該銅導線呈弧形,最後再扯斷該銅導線形成該尾端。During the above-mentioned wire bonding, when the copper wire forms the ball end, the welding pin impacts the pad with a vertical pressing force, and then guides the copper wire with a lateral pulling force, so that the copper wire is curved. Finally, the copper wire is torn off to form the tail end.

然而,該晶片之主動表面上的接墊通常是鋁墊,鋁金屬本身的楊氏模數(Young's modulus)約為68-70 GPa,同時該銅導線之銅金屬本身的楊氏模數約為110 GPa。由於該銅導線以楊氏模數為參考之硬度明顯大於該晶片之接墊的硬度,因此當該焊針以一垂直向的壓合力(即正向應力)使該銅導線之結球端撞擊該接墊時,除了該結球端會受壓變形(即正向應變)外,該接墊也極容易因該結球端撞擊之正向應力而同時產生嚴重形變或破裂(crack)等缺陷。嚴重時,甚至該接墊下方的鈍化層(passivation)、積體電路層或矽基材也可能產生破裂缺陷。結果,上述結球端造成的接墊破裂問題將會降低銅導線之打線製程的加工品質及良率。However, the pads on the active surface of the wafer are usually aluminum pads, and the Young's modulus of the aluminum metal itself is about 68-70 GPa, and the Young's modulus of the copper metal itself is about 110 GPa. Since the hardness of the copper wire with reference to the Young's modulus is significantly greater than the hardness of the pad of the wafer, when the soldering pin has a vertical pressing force (ie, a positive stress), the ball end of the copper wire hits the ball end. In the case of the pad, in addition to the deformation of the ball end (ie, the forward strain), the pad is also prone to severe deformation or cracking due to the forward stress of the ball end impact. In severe cases, even a passivation, integrated circuit layer or germanium substrate under the pad may cause cracking defects. As a result, the problem of the rupture of the pad caused by the ball end will reduce the processing quality and yield of the wire bonding process of the copper wire.

故,有必要提供一種半導體裝置之導線構造及其製造方法,以解決習用技術所存在的接墊破裂問題。Therefore, it is necessary to provide a wire structure of a semiconductor device and a method of manufacturing the same to solve the problem of rupture of a pad existing in the prior art.

本發明之一目的在於提供一種半導體裝置之導線構造,其包含:一銅導線及一含銦焊球。該銅導線具有一前端,及該含銦焊球結合在該銅導線之前端。該銅導線之前端插入該含銦焊球內,以構成一導線構造。An object of the present invention is to provide a wire structure for a semiconductor device comprising: a copper wire and an indium containing solder ball. The copper wire has a front end, and the indium containing solder ball is bonded to the front end of the copper wire. The copper wire is inserted into the indium-containing solder ball at the front end to form a wire structure.

再者,本發明之另一目的在於提供一種半導體裝置,其包含:一晶片、一載板及至少一導線構造。該晶片具有至少一接墊。該載板具有至少一焊墊,且該載板承載該晶片。該至少一導線構造各具有一銅導線及一含銦焊球,該銅導線具有一前端及一尾端,及該含銦焊球結合在該銅導線之前端,且該銅導線之前端插入該含銦焊球內。該含銦焊球受壓變形結合在該晶片之接墊上,以及該銅導線之尾端結合在該載板之焊墊上。Furthermore, another object of the present invention is to provide a semiconductor device including: a wafer, a carrier, and at least one wire structure. The wafer has at least one pad. The carrier has at least one pad and the carrier carries the wafer. The at least one wire structure each has a copper wire and an indium-containing solder ball, the copper wire has a front end and a tail end, and the indium-containing solder ball is coupled to the front end of the copper wire, and the copper wire is inserted at the front end Indium-containing solder balls. The indium-containing solder ball is pressure-deformed and bonded to the pad of the wafer, and the tail end of the copper wire is bonded to the pad of the carrier.

另外,本發明之又一目的在於提供一種半導體裝置之導線構造之製造方法,其包含下述步驟:加熱一含銦材料,使其熔化形成一含銦焊球。接著,提供一銅導線,其具有一前端。隨後,使該銅導線之前端與該含銦焊球相結合,以構成一導線構造。Another object of the present invention is to provide a method of fabricating a wire structure for a semiconductor device comprising the steps of: heating an indium containing material to melt it to form an indium containing solder ball. Next, a copper wire is provided having a front end. Subsequently, the copper wire front end is combined with the indium containing solder ball to constitute a wire structure.

請參照第1圖所示,其揭示本發明一實施例之半導體裝置之導線構造10,該導線構造10主要應用於半導體裝置的封裝製程中的打線(wire bonding)作業,該導線構造10包含:一銅導線11及一含銦焊球12。該銅導線11具有一前端111,該含銦焊球12結合在該銅導線11之前端111,且該銅導線11之前端111插入該含銦焊球12內。本實施例之銅導線11的材質可選自純銅(Cu)或銅合金,其中銅金屬的楊氏模數約為110 GPa。該銅導線11具有一線徑大致介於15至35微米(μm)之間,例如為15、20、25、30或35微米等。該含銦焊球12之材質則選自純銦(In)、銦銀(In/Ag)合金或銦錫(In/Sn)合金,其中銦金屬的楊氏模數約為10 GPa。在本實施例中,該含銦焊球12具有一球徑大致介於50至65微米之間,例如為50、55、60或65微米等。該銅導線11之前端111插入該含銦焊球12內的長度介於該含銦焊球之球徑的1/4至3/4之間,例如為1/4、1/3、1/2、2/5或3/4等。Referring to FIG. 1 , a wire structure 10 for a semiconductor device according to an embodiment of the present invention is disclosed. The wire structure 10 is mainly applied to a wire bonding operation in a packaging process of a semiconductor device. The wire structure 10 includes: A copper wire 11 and an indium containing solder ball 12. The copper wire 11 has a front end 111, the indium containing solder ball 12 is bonded to the front end 111 of the copper wire 11, and the front end 111 of the copper wire 11 is inserted into the indium containing solder ball 12. The material of the copper wire 11 of the present embodiment may be selected from pure copper (Cu) or a copper alloy, wherein the copper metal has a Young's modulus of about 110 GPa. The copper wire 11 has a wire diameter of substantially between 15 and 35 micrometers (μm), for example, 15, 20, 25, 30 or 35 micrometers. The material of the indium containing solder ball 12 is selected from pure indium (In), indium silver (In/Ag) alloy or indium tin (In/Sn) alloy, wherein the indium metal has a Young's modulus of about 10 GPa. In the present embodiment, the indium containing solder ball 12 has a spherical diameter of substantially between 50 and 65 microns, such as 50, 55, 60 or 65 microns. The length of the front end 111 of the copper wire 11 inserted into the indium containing solder ball 12 is between 1/4 and 3/4 of the ball diameter of the indium containing solder ball, for example, 1/4, 1/3, 1/ 2, 2/5 or 3/4, etc.

再者,該銅導線11之前端111與該含銦焊球12之間將形成一介金屬(intermetallic compound,IMC)層13,該介金屬層13的介金屬化合物可為Cu2In、Cu7In3或Cu11In9;以及,該介金屬層13之厚度大致介於0.01至1微米之間,例如為0.01、0.05、0.1、0.5或1微米等。另外,該含銦焊球12之表面具有一氧化銦保護層121,該氧化銦保護層121之厚度大致介於10至100奈米(nm)之間,例如為10、20、30、50、70、80或100奈米等。Furthermore, an intermetallic compound (IMC) layer 13 is formed between the front end 111 of the copper wire 11 and the indium containing solder ball 12. The intermetallic compound of the intermetallic layer 13 may be Cu 2 In, Cu 7 In 3 or Cu 11 In 9 ; and the thickness of the intermetallic layer 13 is generally between 0.01 and 1 micron, for example 0.01, 0.05, 0.1, 0.5 or 1 micron or the like. In addition, the surface of the indium-containing solder ball 12 has an indium oxide protective layer 121, and the indium oxide protective layer 121 has a thickness of approximately 10 to 100 nanometers (nm), for example, 10, 20, 30, 50, 70, 80 or 100 nm, etc.

請參照第2圖所示,通過現有打線作業流程,該銅導線11之前端111可利用該含銦焊球12結合在一晶片20之一接墊21上,同時將該銅導線11另具有之一尾端14結合在一載板30之一焊墊31上,因而使該導線構造10電性連接該接墊21及焊墊31。Referring to FIG. 2, the copper wire 11 front end 111 can be bonded to one of the pads 21 of the wafer 20 by using the indium solder ball 12, and the copper wire 11 is further provided by the existing wire bonding operation. A tail end 14 is coupled to a pad 31 of one of the carrier plates 30, thereby electrically connecting the wire structure 10 to the pad 21 and the pad 31.

如上所述,本發明上述實施例利用銦金屬的熔點低及容易加工的材料特性來加工形成該含銦焊球12並使其結合在該銅導線11之前端111,且由於銅與銦之間形成的介金屬層13具有成長緩慢並具足夠結合強度之特性,故有利於確保該銅導線11與含銦焊球12之間的結合可靠度。再者,本發明上述實施例進一步利用該含銦焊球12之楊氏模數(硬度)明顯小於該晶片20之接墊21(鋁墊)的楊氏模數(硬度)的材料特性,使該銅導線11經由該含銦焊球12之媒介而結合在該晶片20之接墊21,如此不但該含銦焊球12能受壓變形而穩固的結合在該晶片20之接墊21上,而且該晶片20之接墊21也不會因為該含銦焊球12撞擊之正向應力而影響其結構完整性,因而確實有利於提升該銅導線11之打線製程的加工品質及良率。As described above, the above embodiment of the present invention processes and forms the indium-containing solder ball 12 by the low melting point of the indium metal and the material properties which are easy to process, and bonds it to the front end 111 of the copper wire 11, and between copper and indium. The formed metal layer 13 has the characteristics of slow growth and sufficient bonding strength, so that the bonding reliability between the copper wire 11 and the indium containing ball 12 is ensured. Furthermore, the above embodiment of the present invention further utilizes the material property of the Young's modulus (hardness) of the indium-containing solder ball 12 which is significantly smaller than the Young's modulus (hardness) of the pad 21 (aluminum pad) of the wafer 20, so that The copper wire 11 is bonded to the pad 21 of the wafer 20 via the medium containing the indium solder ball 12, so that the indium-containing solder ball 12 can be firmly pressed and bonded to the pad 21 of the wafer 20, Moreover, the pad 21 of the wafer 20 does not affect the structural integrity of the indium-containing solder ball 12, and thus it is advantageous to improve the processing quality and yield of the wire bonding process of the copper wire 11.

此外,該晶片20例如係指由半導體晶圓切割而成之半導體晶片,例如矽晶片或砷化鎵晶片等。該晶片20之接墊21是指硬度(或楊氏模數)小於銅但大於銦之金屬墊,例如為鋁墊,但並不限於此,其中鋁金屬的楊氏模數約為68-70 GPa。In addition, the wafer 20 refers to, for example, a semiconductor wafer cut from a semiconductor wafer, such as a germanium wafer or a gallium arsenide wafer. The pad 21 of the wafer 20 refers to a metal pad having a hardness (or Young's modulus) smaller than copper but larger than indium, such as an aluminum pad, but is not limited thereto, wherein the Young's modulus of the aluminum metal is about 68-70. GPa.

再者,該載板30係可選自多層印刷電路基板(substrate)或導線架(leadframe)。該載板30之焊墊31為導電性佳之金屬墊,例如為銅墊等,其中該焊墊31的表面也可預先形成一助焊層,例如鎳金(Ni/Au)複合層、鎳/鈀/金(Ni/Pd/Au)複合層、銀層或有機可焊性保護層(organic solderability preservative,OSP)等。Furthermore, the carrier 30 can be selected from a multilayer printed circuit substrate or a leadframe. The pad 31 of the carrier 30 is a metal pad with good conductivity, such as a copper pad. The surface of the pad 31 may also be pre-formed with a solder layer, such as a nickel-gold (Ni/Au) composite layer, and nickel/palladium. / Gold (Ni / Pd / Au) composite layer, silver layer or organic solderability preservative (OSP).

本發明將於下文利用第3A至3C、4A至4C及5A至5C圖來逐一詳細說明各種製造該導線構造10的可行實施例及其各步驟的實施細節與原理:The present invention will be described in detail below using FIGS. 3A through 3C, 4A through 4C, and 5A through 5C drawings to illustrate in detail the various implementation details and principles of the various embodiments of the wire construction 10 and its various steps:

請參照第3A圖所示,在本發明之一實施例所揭示的導線構造之製造方法中,預先使該含銦材料120形成球狀,並利用一配料管40裝載該球狀之含銦材料120;接著,由該配料管40逐一輸出該球狀之含銦材料120至一容置槽41中,該配料管40的一內部通道及該容置槽41的一容置空間皆具有一寬度稍大於該球狀之含銦材料120的球徑,且該容置槽41可利用一移動裝置(例如機械手臂或輸送帶)移動至所需之位置。Referring to FIG. 3A, in the manufacturing method of the wire structure disclosed in one embodiment of the present invention, the indium-containing material 120 is formed into a spherical shape in advance, and the spherical indium-containing material is loaded by a dosing tube 40. 120. Then, the spherical indium-containing material 120 is outputted to the accommodating groove 41 one by one, and an internal passage of the dispensing tube 40 and an accommodating space of the accommodating groove 41 have a width. Slightly larger than the spherical diameter of the spherical indium-containing material 120, and the accommodating groove 41 can be moved to a desired position by a moving device such as a robot arm or a conveyor belt.

請參照第3B圖所示加熱位在該容置槽41中之該球狀之含銦材料120,使其熔化或軟化並初步形成該含銦焊球12。本實施例係利用一雷射裝置42用以發射之一雷射光束來瞬間加熱位在該容置槽41中之該球狀之含銦材料120,使該球狀之含銦材料120之溫度高於或接近其熔點(例如銦的熔點為156.6℃)因而熔化或軟化並初步形成該含銦焊球12,此時的該含銦焊球12尚處於熔化或軟化狀態。Referring to FIG. 3B, the spherical indium-containing material 120 positioned in the accommodating groove 41 is heated to melt or soften and initially form the indium-containing solder ball 12. In this embodiment, a laser device 42 is used to emit a laser beam to instantaneously heat the spherical indium-containing material 120 in the accommodating groove 41, so that the temperature of the spherical indium-containing material 120 is obtained. Above or near its melting point (e.g., the melting point of indium is 156.6 ° C) thus melts or softens and initially forms the indium containing solder balls 12, at which point the indium containing solder balls 12 are still in a molten or softened state.

請參照第3C圖所示,藉由該移動裝置移動該容置槽41,或是藉由移動該焊針50到該容置槽41之所在位置。一焊針50來提供一銅導線11;以及移動該焊針50使該銅導線11之前端111與該含銦焊球12相結合,以構成一導線構造10。該焊針50具有一供線孔51可以連續供給該銅導線11,並可以在欲結合該含銦焊球12時暫時停止吐線動作,而使該銅導線11之一前端111露出該供線孔51外約一段預定長度。在結合時,藉由移動該焊針50或該容置槽41之移動裝置,而使該銅導線11之前端111插入該含銦焊球12中,如此即可完成該導線構造10之製作,並以該焊針50移動該導線構造10至一打線作業區進行打線。Referring to FIG. 3C, the moving device moves the receiving groove 41 or moves the welding pin 50 to the position of the receiving groove 41. A soldering pin 50 is provided to provide a copper wire 11; and the soldering pin 50 is moved to bond the front end 111 of the copper wire 11 with the indium containing solder ball 12 to form a wire structure 10. The soldering pin 50 has a wire supply hole 51 for continuously supplying the copper wire 11, and can temporarily stop the threading operation when the indium-containing solder ball 12 is to be combined, and the front end 111 of the copper wire 11 is exposed to the supply wire. The hole 51 is about a predetermined length outside. When bonding, the front end 111 of the copper wire 11 is inserted into the indium-containing solder ball 12 by moving the soldering pin 50 or the moving device of the receiving groove 41, so that the wire structure 10 can be completed. The wire structure 10 is moved by the welding pin 50 to a wire working area for wire bonding.

請參照第4A圖所示,在本發明之另一實施例所揭示的導線構造之製造方法中,利用一線材供應單元60先供應一線狀之含銦材料120;接著,截取一段該線狀之含銦材料120,並將其放置到至一容置槽61中。該線材供應單元60例如選自另一焊針,其用以連續供給該線狀之含銦材料120,並可以在欲截取該線狀之含銦材料120時暫時停止吐線動作,而使該線狀之含銦材料120之一前端露出該線材供應單元60之一供線孔外約一段預定長度。接著,可利用刀具或雷射來切斷及截取一段該線狀之含銦材料120,並將其放置到至該容置槽61中。Referring to FIG. 4A, in a method for fabricating a wire structure according to another embodiment of the present invention, a linear indium-containing material 120 is first supplied by a wire supply unit 60; and then a section of the wire is cut. The indium-containing material 120 is placed and placed in a receiving groove 61. The wire supply unit 60 is, for example, selected from another welding pin for continuously supplying the linear indium-containing material 120, and temporarily suspending the threading action when the linear indium-containing material 120 is to be intercepted. One of the front ends of the linear indium-containing material 120 exposes one of the wire supply units 60 for a predetermined length outside the line hole. Then, a portion of the linear indium-containing material 120 may be cut and intercepted by a cutter or a laser and placed into the accommodating groove 61.

請參照第4B圖所示,加熱位在該容置槽61中之該線狀之含銦材料120,使其熔化或軟化形成球狀之含銦焊球120。該容置槽61的容置空間的寬度稍大於後續含銦焊球12的預設球徑,且該容置槽61本身的內部或外部可配置一加熱器62,例如為一加熱線圈。因此,可利用該加熱器62(或者利用一雷射裝置發射之一雷射光束)來加熱位在該容置槽61中之該線狀之含銦材料120,使溫度高於或接近其熔點(例如銦的熔點為156.6℃)因而熔化或軟化並初步形成球狀之含銦焊球120。Referring to FIG. 4B, the linear indium-containing material 120 located in the accommodating groove 61 is heated to be melted or softened to form a spherical indium-containing solder ball 120. The width of the accommodating space of the accommodating groove 61 is slightly larger than the predetermined ball diameter of the subsequent indium-containing solder ball 12, and a heater 62, for example, a heating coil, may be disposed inside or outside the accommodating groove 61 itself. Therefore, the heater 62 can be used (or a laser beam can be emitted by a laser device) to heat the linear indium-containing material 120 located in the accommodating groove 61 so that the temperature is higher or closer to the melting point thereof. (For example, the melting point of indium is 156.6 ° C), thereby melting or softening and initially forming spherical indium-containing solder balls 120.

請參照第4C圖所示,是以一焊針50來提供一銅導線11;以及再一步驟也是藉由移動該焊針50使該銅導線11之前端111與該含銦焊球12相結合,以構成一導線構造10。詳細步驟如上所述,在此不再贅述。Referring to FIG. 4C, a copper wire 11 is provided by a soldering pin 50; and a further step is to combine the front end 111 of the copper wire 11 with the indium containing solder ball 12 by moving the soldering pin 50. To form a wire construction 10. The detailed steps are as described above and will not be described here.

請參照第5A圖所示,在本發明之另一實施例所揭示的導線構造之製造方法中,是利用一複合式焊針70同時供應該銅導線11及一線狀之含銦材料120,該複合式焊針70具有一第一供線孔71及一第二供線孔72可用以分別連續供給該銅導線11及該線狀之含銦材料120。該銅導線11及該線狀之含銦材料120分別露出該複合式焊針70之第一及第二供線孔71、72外約一段預定長度,其中該銅導線11露出之長度可以小於或等於該線狀之含銦材料120露出之長度。Referring to FIG. 5A, in the manufacturing method of the wire structure disclosed in another embodiment of the present invention, the copper wire 11 and the linear indium containing material 120 are simultaneously supplied by using a composite welding pin 70. The composite soldering pin 70 has a first supply hole 71 and a second supply hole 72 for continuously supplying the copper wire 11 and the linear indium containing material 120, respectively. The copper wire 11 and the linear indium-containing material 120 respectively expose a predetermined length of the first and second supply holes 71, 72 of the composite soldering pin 70, wherein the length of the copper wire 11 exposed may be less than or It is equal to the length of the linear indium containing material 120 exposed.

請參照第5B圖所示,在進行加熱時,可以選擇利用一電子點火桿80、一雷射光束(未繪示)或一加熱線圈(未繪示)來加熱裸露出該複合式焊針70外之該線狀之含銦材料120,使溫度高於或接近其熔點(例如銦的熔點為156.6℃)因而熔化或軟化並初步形成該含銦焊球12。Referring to FIG. 5B, when heating is performed, an electronic ignition lever 80, a laser beam (not shown), or a heating coil (not shown) may be selected to heat and expose the composite soldering needle 70. The linear indium-containing material 120 is externally brought to a temperature higher or closer to its melting point (for example, the melting point of indium is 156.6 ° C) to thereby melt or soften and initially form the indium-containing solder ball 12.

該複合式焊針70之第一及第二供線孔71、72係被設計成可以使該銅導線11與該線狀之含銦材料120的間距小於該含銦焊球12的半徑。因此,當形成該含銦焊球12時,該含銦焊球12將可接觸以及自發性沾黏附著到相鄰之該銅導線11之前端111上,使該銅導線11之前端111位於該含銦焊球12中。The first and second supply holes 71, 72 of the composite soldering pin 70 are designed such that the distance between the copper wire 11 and the linear indium containing material 120 is smaller than the radius of the indium containing solder ball 12. Therefore, when the indium-containing solder ball 12 is formed, the indium-containing solder ball 12 is contactably and spontaneously adhered to the front end 111 of the adjacent copper wire 11, so that the front end 111 of the copper wire 11 is located. Indium-containing solder balls 12 are included.

請參照第5C圖所示,該含銦焊球12脫離該線狀之含銦材料120,必要時,該線狀之含銦材料120也可在此時適當向該第二供線孔72內縮回一小段距離,以促使該含銦焊球12順利脫離該線狀之含銦材料120。藉此,即可完成該導線構造10之製作,並以該焊針50移動該導線構造10至一打線作業區進行打線。Referring to FIG. 5C, the indium-containing solder ball 12 is separated from the linear indium-containing material 120. If necessary, the linear indium-containing material 120 may also be appropriately directed into the second supply hole 72 at this time. The short distance is retracted to cause the indium containing solder ball 12 to smoothly break away from the linear indium containing material 120. Thereby, the fabrication of the wire structure 10 can be completed, and the wire structure 10 is moved by the welding pin 50 to a wire working area for wire bonding.

請參照第6A圖所示,其揭示本發明一實施例之半導體裝置之導線構造之打線方法,其係使用上述任一製造方法製備後之導線構造10來實施銅導線之打線製程。Referring to FIG. 6A, a wire bonding method for a wire structure of a semiconductor device according to an embodiment of the present invention is disclosed. The wire structure 10 prepared by using any of the above manufacturing methods is used to perform a wire bonding process of a copper wire.

提供一晶片20及一載板30,該晶片20具有數個接墊21(例如鋁墊),該載板30具有數個焊墊31(例如銅墊),且該載板30承載該晶片20;通過一焊針50來提供一銅導線11,其中該銅導線11之前端111預先結合該含銦焊球12;以該含銦焊球12做為一結球端(即第一端),並利用該焊針50將該含銦焊球12熱壓結合在該晶片20的接墊21上。A wafer 20 and a carrier 30 are provided. The wafer 20 has a plurality of pads 21 (eg, aluminum pads) having a plurality of pads 31 (eg, copper pads), and the carrier 30 carries the wafers 20 Providing a copper wire 11 by a soldering pin 50, wherein the front end 111 of the copper wire 11 is pre-bonded to the indium-containing solder ball 12; the indium-containing solder ball 12 is used as a ball end (ie, the first end), and The indium containing solder balls 12 are thermocompression bonded to the pads 21 of the wafer 20 by the solder pins 50.

在上述以該含銦焊球12做為結球端之步驟中,本發明可以在剛進行第3A至3C、4A至4C或5A至5C圖之製造方法後,趁著該含銦焊球12尚未固化時,立即利用該焊針50將該含銦焊球12熱壓結合在該晶片20的接墊21上;或者,亦可以在該含銦焊球12已固化後,進一步再利用一電子點火桿(未繪示)來再次熔化或軟化該含銦焊球12,以利用該焊針50將該含銦焊球12熱壓結合在該晶片20的接墊21上。若是使用第5A至5C圖之製造方法製作該導線構造10,則該焊針50即為該複合式焊針70。In the above step of using the indium-containing solder ball 12 as the ball end, the present invention may be applied to the indium-containing solder ball 12 immediately after the manufacturing method of the 3A to 3C, 4A to 4C or 5A to 5C drawings. When curing, the indium-containing solder ball 12 is immediately bonded to the pad 21 of the wafer 20 by using the soldering pin 50; or, after the indium-containing solder ball 12 has been cured, an electronic ignition may be further utilized. A rod (not shown) is used to melt or soften the indium containing solder ball 12 again to bond the indium containing solder ball 12 to the pad 21 of the wafer 20 by means of the solder pin 50. If the wire structure 10 is produced by the manufacturing method of Figs. 5A to 5C, the welding pin 50 is the composite welding pin 70.

請參照第6B圖所示,接著移動該焊針50以引導該銅導線11至該載板30的對應焊墊30上方。Referring to FIG. 6B, the soldering pin 50 is then moved to guide the copper wire 11 to the corresponding pad 30 of the carrier 30.

請參照第6C圖所示,利用該焊針50將該銅導線11熱壓合扯斷於該焊墊30上而形成一尾端14(即第二端)。該焊針50(或該複合式焊針70)接著將返回進行第3C、4C或5A圖之位置,以重新在該銅導線11之前端111上製作該含銦焊球12。Referring to FIG. 6C, the copper wire 11 is thermally pressed and broken on the bonding pad 30 by the soldering pin 50 to form a tail end 14 (ie, the second end). The solder pin 50 (or the composite solder pin 70) will then return to the position of the 3C, 4C or 5A view to recreate the indium containing solder ball 12 on the front end 111 of the copper wire 11.

雖然本發明已以較佳實施例揭露,然其並非用以限製本發明,任何熟習此項技藝之人士,在不脫離本發明之精神和範圍內,當可作各種更動與修飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。The present invention has been disclosed in its preferred embodiments, and is not intended to limit the invention, and the present invention may be modified and modified without departing from the spirit and scope of the invention. The scope of protection is subject to the definition of the scope of the patent application.

10...導線構造10. . . Wire construction

11...銅導線11. . . Copper wire

111...前端111. . . front end

12...含銦焊球12. . . Indium solder ball

120...含銦材料120. . . Indium containing material

121...氧化銦保護層121. . . Indium oxide protective layer

13...介金屬層13. . . Metal layer

14...尾端14. . . Tail end

20...晶片20. . . Wafer

21...接墊twenty one. . . Pad

30...載板30. . . Carrier board

31...焊墊31. . . Solder pad

40...配料管40. . . Batching tube

41...容置槽41. . . Locating slot

42...雷射裝置42. . . Laser device

50...焊針50. . . Solder pin

51...供線孔51. . . Supply hole

60...線材供應單元60. . . Wire supply unit

61...容置槽61. . . Locating slot

62...加熱器62. . . Heater

70...複合式焊針70. . . Composite welding pin

71...第一供線孔71. . . First supply hole

72...第二供線孔72. . . Second supply hole

80...電子點火桿80. . . Electronic ignition rod

第1圖:本發明一實施例之半導體裝置之導線構造之剖視圖。Fig. 1 is a cross-sectional view showing a wire structure of a semiconductor device according to an embodiment of the present invention.

第2圖:本發明一實施例之半導體裝置之剖視圖。Fig. 2 is a cross-sectional view showing a semiconductor device according to an embodiment of the present invention.

第3A、3B及3C圖:本發明一實施例之半導體裝置之導線構造之製造方法之流程示意圖。3A, 3B, and 3C are schematic views showing the flow of a method of manufacturing a wire structure of a semiconductor device according to an embodiment of the present invention.

第4A、4B及4C圖:本發明另一實施例之半導體裝置之導線構造之製造方法之流程示意圖。4A, 4B and 4C are schematic views showing the flow of a method of manufacturing a wire structure of a semiconductor device according to another embodiment of the present invention.

第5A、5B及5C圖:本發明又一實施例之半導體裝置之導線構造之製造方法之流程示意圖。5A, 5B, and 5C are schematic views showing the flow of a method of manufacturing a wire structure of a semiconductor device according to still another embodiment of the present invention.

第6A、6B及6C圖:本發明一實施例之半導體裝置之導線構造之打線方法之流程示意圖。6A, 6B, and 6C are schematic views showing the flow of a wire bonding method for a wire structure of a semiconductor device according to an embodiment of the present invention.

10...導線構造10. . . Wire construction

11...銅導線11. . . Copper wire

111...前端111. . . front end

12...含銦焊球12. . . Indium solder ball

121...氧化銦保護層121. . . Indium oxide protective layer

13...介金屬層13. . . Metal layer

Claims (13)

一種半導體裝置之導線構造,其包含:一銅導線,具有一前端;以及一含銦焊球,結合在該銅導線之前端,其中該銅導線之前端插入該含銦焊球內,以構成一導線構造。A wire structure of a semiconductor device, comprising: a copper wire having a front end; and an indium-containing solder ball bonded to the front end of the copper wire, wherein the front end of the copper wire is inserted into the indium-containing solder ball to form a Wire construction. 如申請專利範圍第1項所述之半導體裝置之導線構造,其中該銅導線之材質選自純銅或銅合金;及該含銦焊球之材質選自純銦、銦銀合金或銦錫合金。The wire structure of the semiconductor device according to claim 1, wherein the material of the copper wire is selected from pure copper or copper alloy; and the material of the indium-containing solder ball is selected from pure indium, indium silver alloy or indium tin alloy. 如申請專利範圍第1項所述之半導體裝置之導線構造,其中該銅導線之前端與該含銦焊球之間形成一介金屬層,該介金屬層係包含有Cu2In、Cu7In3或Cu11In9之其中至少一種以上的介金屬化合物;及該介金屬層之厚度介於0.01至1微米之間。The wire structure of the semiconductor device of claim 1, wherein a front side of the copper wire and the indium containing ball form a metal layer, the metal layer comprising Cu 2 In, Cu 7 In 3 Or at least one of the intermetallic compounds of Cu 11 In 9 ; and the thickness of the intermetallic layer is between 0.01 and 1 micron. 如申請專利範圍第1項所述之半導體裝置之導線構造,其中該含銦焊球之表面具有一氧化銦保護層,該氧化銦保護層之厚度介於10至100奈米之間。The wire structure of the semiconductor device according to claim 1, wherein the surface of the indium-containing solder ball has an indium oxide protective layer, and the indium oxide protective layer has a thickness of between 10 and 100 nm. 一種半導體裝置,其包含:一晶片,具有至少一接墊;一載板具有至少一焊墊,且該載板承載該晶片;以及至少一導線構造,各具有一銅導線及一含銦焊球,該銅導線具有一前端及一尾端,及該含銦焊球結合在該銅導線之前端;其中該含銦焊球結合在該晶片之接墊上,以及該銅導線之尾端結合在該載板之焊墊上。A semiconductor device comprising: a wafer having at least one pad; a carrier having at least one pad, the carrier carrying the wafer; and at least one wire structure each having a copper wire and an indium containing ball The copper wire has a front end and a tail end, and the indium containing solder ball is bonded to the front end of the copper wire; wherein the indium containing solder ball is bonded to the pad of the chip, and the tail end of the copper wire is bonded to the copper wire On the pad of the carrier. 如申請專利範圍第5項所述之半導體裝置,其中該銅導線之材質選自純銅或銅合金;及該含銦焊球之材質選自純銦、銦銀合金或銦錫合金。The semiconductor device according to claim 5, wherein the material of the copper wire is selected from pure copper or a copper alloy; and the material of the indium-containing solder ball is selected from the group consisting of pure indium, indium silver alloy or indium tin alloy. 如申請專利範圍第5項所述之半導體裝置,其中該銅導線之前端與該含銦焊球之間形成一介金屬層,該介金屬層係包含有Cu2In、Cu7In3或Cu11In9之其中至少一種以上的介金屬化合物;及該介金屬層之厚度介於0.01至1微米之間。The semiconductor device of claim 5, wherein a dielectric layer is formed between the front end of the copper wire and the indium containing solder ball, and the metal layer comprises Cu 2 In, Cu 7 In 3 or Cu 11 At least one or more of the intermetallic compounds of In 9 ; and the thickness of the intermetallic layer is between 0.01 and 1 micron. 一種半導體裝置之導線構造之製造方法,其包含步驟:加熱一含銦材料,使其熔化形成一含銦焊球;提供一銅導線,其具有一前端;以及使該銅導線之前端與該含銦焊球相結合,以構成一導線構造。A method of fabricating a wire structure for a semiconductor device, comprising the steps of: heating an indium containing material to melt it to form an indium containing solder ball; providing a copper wire having a front end; and providing the copper wire with a front end and the Indium solder balls are combined to form a wire structure. 如申請專利範圍第8項所述之半導體裝置之導線構造之製造方法,其中在加熱該含銦材料之步驟中,包含:預先使該含銦材料形成球狀,並利用一配料管裝載該球狀之含銦材料;由該配料管輸出該球狀之含銦材料至一容置槽中;以及加熱位在該容置槽中之該球狀之含銦材料使其熔化或軟化形成該含銦焊球。The method for manufacturing a wire structure of a semiconductor device according to the invention of claim 8, wherein the step of heating the indium-containing material comprises: preliminarily forming the indium-containing material into a spherical shape, and loading the ball with a dosing tube Indium-containing material; the spherical indium-containing material is outputted from the dispensing tube into a receiving groove; and the spherical indium-containing material in the receiving groove is heated to melt or soften to form the Indium solder balls. 如申請專利範圍第8項所述之半導體裝置之導線構造之製造方法,其中在加熱該含銦材料之步驟中,包含:利用一線材供應單元供應一線狀之含銦材料;截取一段該線狀之含銦材料,並放置到至一容置槽中;以及加熱位在該容置槽中之該線狀之含銦材料使其熔化或軟化形成該含銦焊球。The method for manufacturing a wire structure of a semiconductor device according to claim 8, wherein the step of heating the indium-containing material comprises: supplying a linear indium-containing material by using a wire supply unit; and cutting a section of the wire And containing the indium material and placing it in a receiving groove; and heating the linear indium-containing material in the receiving groove to melt or soften the indium-containing solder ball. 如申請專利範圍第8項所述之半導體裝置之導線構造之製造方法,其中在加熱該含銦材料之步驟中,包含:利用一複合式焊針同時供應該銅導線及一線狀之含銦材料,使該銅導線與該線狀之含銦材料相互鄰接;以及加熱一段該線狀之含銦材料,使其熔化或軟化形成該含銦焊球。The method for manufacturing a wire structure of a semiconductor device according to claim 8, wherein the step of heating the indium-containing material comprises: simultaneously supplying the copper wire and a linear indium-containing material by using a composite welding pin; The copper wire and the linear indium-containing material are adjacent to each other; and the linear indium-containing material is heated to melt or soften to form the indium-containing solder ball. 如申請專利範圍第11項所述之半導體裝置之導線構造之製造方法,其中選擇利用一電子點火桿、一雷射光束或一加熱線圈來加熱裸露出該複合式焊針外之該線狀之含銦材料。The method for manufacturing a wire structure of a semiconductor device according to claim 11, wherein the electronic ignition bar, a laser beam or a heating coil is selected to heat the wire which is exposed outside the composite pin. Indium containing material. 如申請專利範圍第8項所述之半導體裝置之導線構造之製造方法,其中該銅導線之材質選自純銅或銅合金;及該含銦焊球之材質選自純銦、銦銀合金或銦錫合金。The method for manufacturing a wire structure of a semiconductor device according to claim 8, wherein the material of the copper wire is selected from pure copper or a copper alloy; and the material of the indium-containing solder ball is selected from pure indium, indium silver alloy or indium. Tin alloy.
TW101113268A 2012-04-13 2012-04-13 Wire structure for semiconductor package and manufacturing method thereof TW201342554A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW101113268A TW201342554A (en) 2012-04-13 2012-04-13 Wire structure for semiconductor package and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101113268A TW201342554A (en) 2012-04-13 2012-04-13 Wire structure for semiconductor package and manufacturing method thereof

Publications (1)

Publication Number Publication Date
TW201342554A true TW201342554A (en) 2013-10-16

Family

ID=49771541

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101113268A TW201342554A (en) 2012-04-13 2012-04-13 Wire structure for semiconductor package and manufacturing method thereof

Country Status (1)

Country Link
TW (1) TW201342554A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10122141B1 (en) 2017-06-16 2018-11-06 Lotes Co., Ltd Method for manufacturing electrical connector

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10122141B1 (en) 2017-06-16 2018-11-06 Lotes Co., Ltd Method for manufacturing electrical connector

Similar Documents

Publication Publication Date Title
JP3891838B2 (en) Semiconductor device and manufacturing method thereof
US9490147B2 (en) Stud bump structure and method for manufacturing the same
JP2000036511A (en) Manufacture of electronic part
KR20010039884A (en) Method for forming pin-form wires and the like
US20060216863A1 (en) Method of manufacturing semiconductor device
US6892927B2 (en) Method and apparatus for bonding a wire to a bond pad on a device
KR20150081223A (en) Stud bump and package structure thereof and method of manufacturing the same
US20080265385A1 (en) Semiconductor package using copper wires and wire bonding method for the same
KR20050023972A (en) Wire bonding method of semiconductor device
JP6197619B2 (en) Electronic device and method of manufacturing electronic device
US7475802B2 (en) Method for low loop wire bonding
JP5008832B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP2004303861A (en) Semiconductor device and its manufacturing method
TW201403801A (en) Semiconductor device and method for forming the same
JPS60154537A (en) Method of producing semiconductor device
JP6398499B2 (en) Electronic device and method of manufacturing electronic device
US7064433B2 (en) Multiple-ball wire bonds
US6945447B2 (en) Thermal solder writing eutectic bonding process and apparatus
TW201342554A (en) Wire structure for semiconductor package and manufacturing method thereof
JP6490328B2 (en) Light emitting device and manufacturing method thereof
JPH06291160A (en) Semiconductor device and manufacture of semiconductor device
CN102664173A (en) Lead structure for semiconductor device and method for manufacturing lead structure
US20110241026A1 (en) Light-emitting diode chip and package structure thereof
JP2006352175A (en) Semiconductor integrated circuit device
TWI253134B (en) Method for enhancing bonding reliability of wire bonding process