TW200929980A - Modularized server and processor module and method for controlling MAC address thereof - Google Patents

Modularized server and processor module and method for controlling MAC address thereof Download PDF

Info

Publication number
TW200929980A
TW200929980A TW96148986A TW96148986A TW200929980A TW 200929980 A TW200929980 A TW 200929980A TW 96148986 A TW96148986 A TW 96148986A TW 96148986 A TW96148986 A TW 96148986A TW 200929980 A TW200929980 A TW 200929980A
Authority
TW
Taiwan
Prior art keywords
memory
processor module
media access
module
selector
Prior art date
Application number
TW96148986A
Other languages
Chinese (zh)
Other versions
TWI351203B (en
Inventor
Wei-Yi Chu
Po-Hsueh Huang
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW096148986A priority Critical patent/TWI351203B/en
Publication of TW200929980A publication Critical patent/TW200929980A/en
Application granted granted Critical
Publication of TWI351203B publication Critical patent/TWI351203B/en

Links

Abstract

A modularized server, and a processor module and a method for controlling MAC (Media Access Control) address thereof are provided. The processor module includes a network interface controller (NIC), a selector, a first memory, a second memory, and a baseboard management controller (BMC). The selector couples to the NIC. The first and second memories couple to the selector, wherein the first memory records a real MAC address. The BMC couples between the system management module and the selector. Wherein, the BMC writes a virtual MAC address into the second memory and controls the selector to connect the NIC with the second memory if the system management module provides the virtual MAC address to the processor module. Else, the BMC controls the selector to connect the NIC with the first memory.

Description

200929980 —^一.* ., —360twf.doc/n 九、發明說明: 【發明所屬之技術領域】 本發明是有關於一種電腦系統,且特別是有關於一種 模組化伺服器及其處理器模組與MAC位址之管理方法。 【先前技術】 為了提供管理方便性以及維持系統能不間斷地運行, 伺服器的模組化設計是必然的趨勢。刀鋒伺服器(Blade Server)便是其中一種模組化伺服器。圖1是說明傳統刀 鋒伺服器之方塊圖。請參照圖1,刀鋒伺服器100可以插 入多張中央處理器刀鋒模組(CPU blade) 110。系統管理 模組120用以管理刀鋒伺服器1〇〇。系統管理模組12〇可 能包括背板121、系統管理板(system management blade, MMB) 122 與網路交換板(network switch blade) 123。這 些中央處理器刀鋒模組110、系統管理板122與網路交換 板123均耦接至背板121。 這些中央處理器刀鋒模組110共用刀鋒伺服器系統 100之網路交換板123。因此各個中央處理器刀鋒模組11〇 内各自具有網路界面控制器(Network Interface Controller, NIC) 111 ’而每個網路界面控制器m各自擁有唯一的媒 體存取控制(Media Access Control,MAC)位址。上述 MAC 位址是記錄在MAC位址記憶體in中。 在刀鋒伺服器100開機後,系統管理模組12〇之系統 管理板122會記錄各個中央處理器刀鋒模組11()内的MAC 位址。在其中一片中央處理器刀鋒模組110故障時,由於 200929980 —J60twf.doc/n 模組化設計而允許使用者抽換故障的刀鋒模組。當抽換掉 其中一片中央處理器刀鋒模組110後,新的中央處理器刀 鋒模組110之MAC位址必然不同於原先中央處理器刀鋒 模組之MAC位址,此時刀鋒伺服器1〇〇可能會因為重新 設定新的MAC位址而中斷某些服務。 為避免服務被中斷,傳統技術是由系統管理模組120 將原先中央處理器刀鋒模組之MAC位址提供給新的中央 處理器刀鋒模組110之基板管理控制器(baseboard management controller,BMC) 113 作為虛擬 MAC 位址, 然後在新的中央處理器刀鋒模組110之開機後自我測試 (Power On Self Test,POST)階段由基本輸入輸出系統 (Basic Input/Output System,BIOS )自基板管理控制器 in 取得虛擬MAC位址,並將虛擬MAC位址寫入網路界面控 制器111之MAC位址記憶體112,以便覆寫(取代)此新 的中央處理器刀鋒模組110本身之MAC位址(以下稱實 際MAC位址)。因此’此新的中央處理器刀鋒模組 便可以繼續沿用原先的中央處理器刀鋒模組之MAC位址 (虛擬MAC位址),此時刀鋒伺服器1〇〇因為不需要重 新設定新MAC位址而不會中斷服務。 換言之,刀鋒伺服器100會將所有中央處理器刀鋒模 組110内部之MAC位址記錄在系統管理板122。當抽換掉 其中—片中央處理器刀鋒模組110後,新的中央處理器刀 鋒模組110之BIOS會透過北橋晶片114與網路界面控制 器1Π去讀取記錄在MAC位址記憶體112中的MAC位址 200929980 __________ —360twldoc/n200929980 —^一.* ., —360twf.doc/n IX. Description of the Invention: [Technical Field] The present invention relates to a computer system, and in particular to a modular server and a processor thereof Module and MAC address management methods. [Prior Art] In order to provide management convenience and to maintain the system to run uninterruptedly, the modular design of the server is an inevitable trend. The Blade Server is one of the modular servers. Figure 1 is a block diagram showing a conventional blade servo. Referring to Figure 1, the blade server 100 can be inserted into a plurality of CPU blade units 110. The system management module 120 is used to manage the blade server 1〇〇. The system management module 12 may include a backplane 121, a system management blade (MBB) 122, and a network switch blade 123. The central processor blade module 110, the system management board 122, and the network switch board 123 are all coupled to the backplane 121. These CPU blade modules 110 share the network switch board 123 of the blade server system 100. Therefore, each central processor blade module 11 has a network interface controller (NIC) 111', and each network interface controller m has a unique media access control (Media Access Control, MAC). ) Address. The above MAC address is recorded in the MAC address memory in. After the blade server 100 is powered on, the system management board 122 of the system management module 12 records the MAC address in each CPU blade module 11 (). When one of the central processor blade modules 110 fails, the user is allowed to replace the faulty blade module due to the modular design of 200929980-J60twf.doc/n. When one of the CPU blade modules 110 is replaced, the MAC address of the new CPU blade module 110 must be different from the MAC address of the original CPU blade module. At this time, the blade server is 1〇. 〇 Some services may be interrupted by resetting the new MAC address. In order to avoid interruption of service, the traditional technology is to provide the base management module (BMC) of the original CPU blade module 110 by the system management module 120 to the MAC address of the original CPU blade module. 113 as the virtual MAC address, and then in the Power On Self Test (POST) phase of the new CPU blade module 110 from the basic input and output system (Basic Input / Output System, BIOS) from the substrate management control The virtual MAC address is obtained, and the virtual MAC address is written to the MAC address memory 112 of the network interface controller 111 to overwrite (replace) the MAC bit of the new central processor blade module 110 itself. Address (hereinafter referred to as the actual MAC address). Therefore, 'this new CPU blade module can continue to use the MAC address (virtual MAC address) of the original CPU blade module. At this time, the blade server does not need to reset the new MAC bit. The address does not interrupt the service. In other words, the blade server 100 records the MAC addresses inside all of the CPU blade modules 110 on the system management board 122. After the central processor blade module 110 is removed, the BIOS of the new CPU blade module 110 is read and recorded in the MAC address memory 112 through the north bridge wafer 114 and the network interface controller 1. MAC address in 200929980 __________ —360twldoc/n

Ο (實際MAC位址)。基板管理控制器in可以透過BIOS 獲取實際MAC位址,然後將此實際MAC位址傳送給系統 管理板122。系統管理板122紀錄此實際MAC位址後,便 將原先中央處理器刀鋒模組之MAC位址(虛擬MAC位址) 提供給新的中央處理器刀鋒模組11〇之基板管理控制器 113。在新的中央處理器刀鋒模組no之p〇sT階段,BIOS 透過南橋晶片115與基板管理控制器113獲得虛擬MAC 位址,然後透過北橋晶片114與網路界面控制器iH將虛 擬MAC位址寫入MAC位址記憶體112 (取代實際MAC 位址)。 然而,由於習知技術是將虛擬MAC位址取代(覆寫) 實際MAC位址,使得新的中央處理器刀鋒模組與原先中 央處理器刀鋒模組都具有相同的MAC位址。亦即,此相 同的MAC位址已經失去唯一性。若在未將上述實際mac 位址寫回去此新的中央處理器刀鋒模組的情況下,便將具 有相同MAC位址的這兩片中央處理器刀鋒模組運作在同 一網路中,將會造成網路通訊的錯誤。 【發明内容】 本發明提供一種模組化飼服器,在被更換部分處理器 ,組後,新的處理器模組可以繼續沿用縣處理器模組之 取控制(MediaAe⑽c贈从爾)位址做為虛 C位址。因此,模組化伺服器不需要重新設定新MAC =不會中斷服務。再者,在從此模組化舰 新的處理器模組後,亦能確保MAC位址的唯一性。 8 200929980 u / u /χ T, ^.^360twf.doc/n 本發明&供一種處理器模組,可以同時保存實際mAc 位址與虛擬MAC位址。 本發明提供一種模組化伺服器之MAC位址之管理方 可以在正常工作過程中更換處理器模組而不需重新設 定新MAC位址,同時確保mac位址的唯一性。 為解決上述問題,本發明提出一種模組化伺服器,包 括系統管理模組以及處理器模組。系統管理模組用以管理 ❹ 模組化伺服器。處理器模組耦接至系統管理模組,其中處 理器模組包括網路界面控制器、選擇器、第一記憶體、第 二記憶體、以及基板管理控制器。網路界面控制器用以提 供處理器模組一網路通訊介面。選擇器耦接至網路界面控 制器。第一記憶體耦接至選擇器,用以記錄實際MAC位 址。第二記憶體耦接至選擇器。基板管理控制器耦接於系 統管理模組與選擇器之間。其中,若系統管理模組提供虛 擬MAC位址給處理器模組,則基板管理控制器將虛擬 MAC位址寫入第二記憶體並使選擇器選擇網路界面控制 器連接至第一§己憶體,否則使選擇器選擇網路界面控制器 連接至第一記憶體。 本發明提出一種處理器模組,包括網路界面控制器、 選擇器、第一記憶體、第二記憶體、以及基板管理控制器。 網路界面控制器提供處理器模組一網路通訊介面。選^器 耦接至網路界面控制器。第一記憶體耦接至選擇器,用以 記錄實際MAC位址。第二記憶體耦接至選擇器。基板管 理控制器耦接至選擇器。其中,若處理器模組之外部提供 200929980 —· - —360twf.doc/n 虛擬MAC位址給處理器模組,則基板管理控制器將虛擬 MAC位址寫入第二記憶體並使選擇器選擇網路界面控制 器連接至第二記憶體’否則使選擇器選擇網路界面控制器 連接至第一記憶體。 本發明提出一種模組化伺服器之MAC位址之管理方 法。該管理方法包括:紀錄先前處理器模組之先前Mac 位址;當以處理器模組置換先前處理器模組後,將先前 Q MAC位址提供給該處理器模組作為虛擬MAC位址;若處 理器模組被提供該虛擬MAC位址,則將虛擬MAC位址紀 錄於第二記憶體;若處理器模組被提供虛擬MAC位址’ 則使處理器模組選擇使用第二記憶體所記錄之虛擬MAC 位址;以及若處理器模組未被提供虛擬MAC位址,則使 處理器模組選擇使用第一記憶體所記錄之實際MAC位址。 本發明在處理器模組中同時配置二個MAC位址記憶 體’而其中第一記憶體紀錄著實際MAC位址。此二個MAC 位址記憶體均透過一選擇器連接至網路界面控制器。在正 ® 常模式下,選擇器選擇讓第一記憶體連接至網路界面控制 器。當此處理器模組之基板管理控制器自系統管理模組取 得虛擬MAC位址時’便將虛擬MAC位址寫入第二記憶 體。同時,基板管理控制器控制選擇器,使選擇器選擇將 第二記憶體連接至網路界面控制器。由於處理器模組之實 際MAC位址並未被移除/覆寫,因此仍然保有MAC位址 之唯一性,避免造成網路通訊的錯誤。 200929980 v*v,, — wi60twf.doc/n 為讓本發明之上述特徵和優點能更明顯易懂,下文特 舉較佳實施例,並配合所附圖式,作詳細說明如下。 【實施方式】 圖2疋依據本發明實施例說明一種模組化飼服器及其 處理器模組之電路方塊圖。為了能方便說明本發明模組化 伺服器之實施方式,以下諸實施例均以刀鋒伺服器(Blade Server)做為解說範例。請參照圖2,刀鋒伺服器2〇〇包括 〇 系統官理模組220以及處理器模組210。處理器模組210 可以是刀鋒伺服器200中多個中央處理器刀鋒模組其中之 一。刀鋒伺服器200可以插入多張處理器模組21〇。每一 個處理器模組210耦接至系統管理模組22〇。以下僅說明 其中一個處理器模組210,其他處理器模組可以相同方式 實施之,或用不同方式實現其他處理器模組。 系統管理模組220用以管理模組化伺服器2〇〇。系統 管理模組220包括背板221、系統管理板222以及網路交 ,板223。為了能簡要說明本實施例,在此並不繪示系統 管理模組220之其他組件。背板22!提供系統管理模組22〇 與處理器模組210之間的連接介面。網路交換板223透過 责板221連接至處理器模組21〇之網路界面控制器216, 用以提供網路界面控制器216與外部通訊網路230之間的 交換服務。 系統管理板222透過背板221連接至處理器模組21() 之基板管理控制器215。在刀鋒伺服器2〇〇開機後,系統 管理板222可以透過基板管理控制器215的協助而獲得並 11 200929980 __________ ^_360twf.doc/n 記錄第一記憶體218内的實際MAC位址。於本實施例中, 基板管理控制器215可以透過選擇器217而存取第一記憶 體218’以便讀取處理器模組210的實際MAC位址。於另 一實施例中,基板管理控制器215可以直接耦接至第一記 憶體218以便存取第一記憶體218。於其他實施例中,藉 由中央處理單元211執行儲存於BI〇s記憶體214中的基 本輸入輸出系統(Basic Input/Output System,BIOS)指令 ❹ 碼,以及網路界面控制器216的韌體之協助,Bi〇s可以透 過北橋晶片212、網路界面控制器與選擇器217讀取 第一記憶體218中的實際MAC位址,然後透過南橋晶片 213將實際MAC位址送給基板管理控制器215。 於本實施例中’處理器模組21〇包括中央處理單元 211、北橋晶片212、南橋晶片213、BI〇s記憶體214、基 板管理控制器215、網路界面控制器216、選擇器217、第 一記憶體218以及第二記憶體219。網路界面控制器216 提供處理器模組210所需之網路通訊介面。透過網路界面 〇 控制器216與網路交換板223 ’處理器模組210可以連接 至外部通訊網路230。 選擇器217麵接至網路界面控制器216,以及減至 記憶體218與219。其中,帛一記憶體218記錄著處理器 模組210之實際媒體存取控制位址。依據基板管理控制器 215之控制,在正常模式下選擇器217選擇讓第一記憶體 218連接至網路界面控制器216。當系統管理板m將虛擬 12 200929980 __________ _-360twf.doc/n MAC位址輸出給基板管理控制器215時,選擇器217選擇 將第二記憶體219連接至網路界面控制器216。 基板官理控制器215叙接於系統管理模組220與選擇 器217之間。另外,基板管理控制器215更耦接至南橋晶 片213,以便管理處理器模組21〇。若系統管理模組 提供虛擬MAC位址給處理器模組21〇,則基板管理控制器 215便將虛擬MAC位址寫入第二記憶體219,並使選擇器 φ 217選擇網路界面控制器216連接至第二記憶體219 ;否 則,使選擇器217選擇網路界面控制器216連接至第一記 憶體218。於本實施例中,基板管理控制器215可以透過 選擇器217而將虛擬MAC位址寫入第二記憶體219。於另 一實施例中,基板管理控制器215可以直接耦接至第二記 憶體219以便將虛擬MAC位址寫入。於其他實施例中, 藉由中央處理單元211執行儲存於BIOS記憶體214中的 BIOS指令碼,以及網路界面控制器216的韌體之協助,基 板管理控制器215可以將虛擬MAC位址透過南橋晶片213 傳送給BIOS ;然後BIOS可以透過北橋晶片212、網路界 面控制器216與選擇器217將虛擬MAC位址寫入第二記 憶體219。 此二個MAC位址記憶體218與219均透過選擇器217 連接至網路界面控制器216。在正常模式下,選擇器217 選擇讓第一記憶體218連接至網路界面控制器,此時網路 界面控制器216是使用實際MAC位址對外通訊。 13 200929980 __360twf.doc/n 當抽換掉其中一片處理器模組後,新的處理器模組 210可以從系統管理板222處獲得原先處理器模組(未繪 示)之MAC位址(虛擬MAC位址)。基板管理控制器 215可以依據上述方式而將虛擬MAC位址寫入第二記憶 體219。此時,處理器模組210之二個MAC位址記憶體 218與219中分別記錄著實際MAC位址與虛擬MAC位 址。同時’基板管理控制器215控制選擇器217,使選擇 ❹ 器2Π選擇將第二記憶體219連接至網路界面控制器 216,此時網路界面控制器216是使用虛擬MAC位址(原 先處理器模組之MAC位址)對外通訊。因此,刀鋒伺服 器200可以不需要重新設定新的mac位址。 假設使用者未將處理器模組210之虛擬MAC位址恢 復為實際MAC位址,而直接將處理器模組21〇運作在其 他刀鋒伺服器(未繪示)時,由於處理器模組21〇之實際 MAC位址並未被移除/覆寫’因此網路界面控制器216可 以使用實際MAC位址對外通訊。所以,本實施例之處理 器模組210可以確保MAC位址之唯一性,避免造成網路 通訊的錯誤。同時,在進行處理器模組抽換作業中,新的 處理器模組210可以暫時地改變其mac位址,使得刀鋒 伺服器200可以不需要重新設定新的MAC位址。 本發明之實施方式並不限於上述方式,所屬領域可以 其他方式實現本發明。例如,圖3是依據本發明另一實施 =說明模組化伺服器及其處理器模組之電路方塊圖。此實 鈿例部分内容可以參照圖2所示實施例的說明實施之,故 200929980 -------- 360twf.doc/n 不再贅述。於本實施例中,選擇器217可以用開關SW實 現之。開關SW依據基板管理控制器215之控制,而選擇 將網路界面控制器216連接至第一記憶體218 ,或是選擇 將網路界面控制器216連接至第二記憶體219。其中,基 板管理控制器215更耦接至第二記憶體219,以便直接將 虛擬MAC位址寫入第二記憶體219。 又例如,圖4是依據本發明再一實施例說明模組化伺 ❾ 服器及其處理器模組之電路方塊圖。此實施例部分内容亦 可以參照圖2所示實施例的說明實施之,故不再贅述。於 本實施例中’可以用定址轉換器417實現選擇器217,而 使用單一記憶晶片NVRAM實現第一記憶體218與第二記 憶體219。此記憶晶片NVRAM可以是一種非揮發性記憶 體,例如快閃記憶體、電子可抹除式唯讀記憶體等。將記 憶晶片NVRAM之記憶空間定義為至少二個部分,其中一 分§己憶空間做為第一記憶體218,而另一部分記情空間 做為第二記憶體219。透過定址轉換器417之定址,網路 界面控制器216可以存取第一記憶體218或是第二記憶體 219。 。’、 依據基板官理控制器215之控制,定址轉換器々I?可 以選擇讓網路界面控制器216存取記憶晶片NVRAM之第 一 s己憶體218,或是選擇讓網路界面控制器216存取記憶 晶片NVRAM之第二記憶體219。其中,基板管理控制器 215透過定址轉換器417,而將虛擬mac位址寫入第二記 憶體 219。 ” 一° 15 200929980 (360twf.doc/n 綜上所述’上述模組化伺服器200及其處理器模組210 中’其媒體存取控制位址之管理方法可以下述步驟實現Ο (actual MAC address). The baseboard management controller in can obtain the actual MAC address through the BIOS and then transmit the actual MAC address to the system management board 122. After the system management board 122 records the actual MAC address, the MAC address (virtual MAC address) of the original CPU blade module is provided to the base management controller 113 of the new CPU blade module 11. In the p〇sT phase of the new CPU blade module no, the BIOS obtains the virtual MAC address through the south bridge wafer 115 and the baseboard management controller 113, and then passes the virtual MAC address through the north bridge wafer 114 and the network interface controller iH. Write to MAC address memory 112 (instead of the actual MAC address). However, since the prior art replaces (overwrites) the actual MAC address with the virtual MAC address, the new CPU blade module has the same MAC address as the original CPU blade module. That is, the same MAC address has lost its uniqueness. If the actual mac address is not written back to the new CPU blade module, the two CPU blade modules with the same MAC address will be operated in the same network. Caused errors in network communication. SUMMARY OF THE INVENTION The present invention provides a modular feeding device. After replacing a part of the processor and the group, the new processor module can continue to take control of the county processor module (MediaAe(10)c). As a virtual C address. Therefore, the modular server does not need to reset the new MAC = no service interruption. Furthermore, the uniqueness of the MAC address can be ensured after the new processor module is modularized. 8 200929980 u / u /χ T, ^.^360twf.doc/n The present invention & for a processor module, can simultaneously save the actual mAc address and virtual MAC address. The present invention provides a management device for a MAC address of a modular server that can replace a processor module during normal operation without resetting a new MAC address while ensuring the uniqueness of the mac address. To solve the above problems, the present invention provides a modular server, including a system management module and a processor module. The system management module is used to manage the 模组 modular server. The processor module is coupled to the system management module, wherein the processor module comprises a network interface controller, a selector, a first memory, a second memory, and a substrate management controller. The network interface controller is used to provide a network interface of the processor module. The selector is coupled to the network interface controller. The first memory is coupled to the selector for recording the actual MAC address. The second memory is coupled to the selector. The substrate management controller is coupled between the system management module and the selector. Wherein, if the system management module provides the virtual MAC address to the processor module, the baseboard management controller writes the virtual MAC address to the second memory and causes the selector to select the network interface controller to connect to the first § Recall the body, otherwise the selector selects the network interface controller to connect to the first memory. The present invention provides a processor module including a network interface controller, a selector, a first memory, a second memory, and a substrate management controller. The network interface controller provides a processor module-network communication interface. The selector is coupled to the network interface controller. The first memory is coupled to the selector for recording the actual MAC address. The second memory is coupled to the selector. The substrate management controller is coupled to the selector. Wherein, if the external module of the processor module provides the 200929980---360twf.doc/n virtual MAC address to the processor module, the baseboard management controller writes the virtual MAC address to the second memory and causes the selector Selecting the network interface controller to connect to the second memory' otherwise causes the selector to select the network interface controller to connect to the first memory. The invention provides a management method of a MAC address of a modular server. The management method includes: recording a previous Mac address of a previous processor module; and after replacing the previous processor module with the processor module, providing the previous Q MAC address to the processor module as a virtual MAC address; If the processor module is provided with the virtual MAC address, the virtual MAC address is recorded in the second memory; if the processor module is provided with the virtual MAC address, the processor module selects to use the second memory The recorded virtual MAC address; and if the processor module is not provided with a virtual MAC address, the processor module is selected to use the actual MAC address recorded by the first memory. The present invention simultaneously configures two MAC address memories ' in the processor module and wherein the first memory records the actual MAC address. The two MAC address memories are all connected to the network interface controller through a selector. In positive ® mode, the selector selects the first memory to connect to the web interface controller. When the baseboard management controller of the processor module obtains the virtual MAC address from the system management module, the virtual MAC address is written to the second memory. At the same time, the baseboard management controller controls the selector to cause the selector to select to connect the second memory to the network interface controller. Since the actual MAC address of the processor module has not been removed/overwritten, the MAC address is still unique and avoids network communication errors. 200929980 v*v,, — wi60twf.doc/n In order to make the above features and advantages of the present invention more comprehensible, the following detailed description of the preferred embodiments and the accompanying drawings are described below. [Embodiment] FIG. 2 is a circuit block diagram of a modular feeding device and a processor module thereof according to an embodiment of the invention. In order to facilitate the description of the implementation of the modular server of the present invention, the following embodiments all use the blade server as an example of explanation. Referring to FIG. 2, the blade server 2 includes a system command module 220 and a processor module 210. The processor module 210 can be one of a plurality of central processor blade modules in the blade server 200. The blade server 200 can be inserted into a plurality of processor modules 21A. Each processor module 210 is coupled to the system management module 22A. Only one of the processor modules 210 will be described below. Other processor modules may be implemented in the same manner or implemented in different manners. The system management module 220 is used to manage the modular server 2〇〇. The system management module 220 includes a backplane 221, a system management board 222, and a network interface 223. In order to briefly describe the embodiment, other components of the system management module 220 are not shown here. The backplane 22! provides a connection interface between the system management module 22A and the processor module 210. The network switch board 223 is connected to the network interface controller 216 of the processor module 21 through the responsibility board 221 to provide an exchange service between the network interface controller 216 and the external communication network 230. The system management board 222 is coupled to the baseboard management controller 215 of the processor module 21() via the backplane 221. After the blade server 2 is turned on, the system management board 222 can obtain the actual MAC address in the first memory 218 by the assistance of the baseboard management controller 215 and 11 200929980 __________ ^_360twf.doc/n. In this embodiment, the substrate management controller 215 can access the first memory 218' through the selector 217 to read the actual MAC address of the processor module 210. In another embodiment, the substrate management controller 215 can be directly coupled to the first memory 218 for accessing the first memory 218. In other embodiments, the basic input/output system (BIOS) command code stored in the BI〇s memory 214 and the firmware of the network interface controller 216 are executed by the central processing unit 211. For assistance, Bi〇s can read the actual MAC address in the first memory 218 through the north bridge chip 212, the network interface controller and the selector 217, and then send the actual MAC address to the substrate management control through the south bridge chip 213. 215. In the present embodiment, the processor module 21 includes a central processing unit 211, a north bridge wafer 212, a south bridge wafer 213, a BI〇s memory 214, a substrate management controller 215, a network interface controller 216, and a selector 217. The first memory 218 and the second memory 219. The network interface controller 216 provides the network communication interface required by the processor module 210. The processor module 216 and the network switch board 223' processor module 210 can be connected to the external communication network 230 through the network interface. Selector 217 is interfaced to network interface controller 216 and to memory 218 and 219. The first memory 218 records the actual media access control address of the processor module 210. Depending on the control of the baseboard management controller 215, the selector 217 selects to connect the first memory 218 to the network interface controller 216 in the normal mode. When the system management board m outputs the virtual 12 200929980 __________ _-360twf.doc/n MAC address to the baseboard management controller 215, the selector 217 selects to connect the second memory 219 to the network interface controller 216. The substrate management controller 215 is connected between the system management module 220 and the selector 217. In addition, the substrate management controller 215 is further coupled to the south bridge wafer 213 for managing the processor module 21A. If the system management module provides the virtual MAC address to the processor module 21, the baseboard management controller 215 writes the virtual MAC address to the second memory 219, and causes the selector φ 217 to select the network interface controller. 216 is coupled to the second memory 219; otherwise, the selector 217 is selected to connect the network interface controller 216 to the first memory 218. In this embodiment, the baseboard management controller 215 can write the virtual MAC address to the second memory 219 through the selector 217. In another embodiment, the baseboard management controller 215 can be directly coupled to the second memory 219 to write the virtual MAC address. In other embodiments, the central processing unit 211 executes the BIOS instruction code stored in the BIOS memory 214 and the firmware of the network interface controller 216, and the substrate management controller 215 can transmit the virtual MAC address. The south bridge chip 213 is transferred to the BIOS; the BIOS can then write the virtual MAC address to the second memory 219 through the north bridge chip 212, the network interface controller 216, and the selector 217. The two MAC address memories 218 and 219 are both connected to the network interface controller 216 via the selector 217. In the normal mode, selector 217 selects to have first memory 218 connected to the network interface controller, at which point network interface controller 216 communicates externally using the actual MAC address. 13 200929980 __360twf.doc/n After replacing one of the processor modules, the new processor module 210 can obtain the MAC address of the original processor module (not shown) from the system management board 222 (virtual MAC address). The baseboard management controller 215 can write the virtual MAC address to the second memory 219 in accordance with the above manner. At this time, the actual MAC address and the virtual MAC address are recorded in the two MAC address memories 218 and 219 of the processor module 210, respectively. At the same time, the 'substrate management controller 215 controls the selector 217 to cause the selection device 2 to select to connect the second memory 219 to the network interface controller 216. At this time, the network interface controller 216 uses the virtual MAC address (originally processed). The MAC address of the module is external communication. Therefore, the blade server 200 does not need to reset the new mac address. Assume that the user does not restore the virtual MAC address of the processor module 210 to the actual MAC address, and directly operates the processor module 21 to other blade servers (not shown), because the processor module 21 The actual MAC address is not removed/overwritten' so the network interface controller 216 can communicate externally using the actual MAC address. Therefore, the processor module 210 of the embodiment can ensure the uniqueness of the MAC address and avoid the error of network communication. At the same time, in the processor module swapping operation, the new processor module 210 can temporarily change its mac address so that the blade server 200 does not need to reset the new MAC address. The embodiments of the present invention are not limited to the above embodiments, and the present invention can be implemented in other ways. For example, FIG. 3 is a block diagram showing the circuit of a modular server and its processor module in accordance with another embodiment of the present invention. The contents of this embodiment can be implemented with reference to the description of the embodiment shown in FIG. 2, so 200929980 -------- 360twf.doc/n will not be described again. In the present embodiment, the selector 217 can be implemented with the switch SW. The switch SW is selected to connect the network interface controller 216 to the first memory 218 or to connect the network interface controller 216 to the second memory 219 in accordance with the control of the substrate management controller 215. The baseboard management controller 215 is further coupled to the second memory 219 to directly write the virtual MAC address to the second memory 219. For another example, FIG. 4 is a block diagram showing a circuit of a modular servo device and a processor module thereof according to still another embodiment of the present invention. The contents of this embodiment can also be implemented by referring to the description of the embodiment shown in FIG. 2, and therefore will not be described again. In the present embodiment, the selector 217 can be implemented by the address converter 417, and the first memory 218 and the second memory 219 can be realized using a single memory chip NVRAM. The memory chip NVRAM can be a non-volatile memory such as a flash memory, an electronic erasable read-only memory, or the like. The memory space of the memory chip NVRAM is defined as at least two parts, one of which is the first memory 218 and the other part of which is the second memory 219. The network interface controller 216 can access the first memory 218 or the second memory 219 through the addressing of the address converter 417. . According to the control of the substrate management controller 215, the address converter 々I? can select the network interface controller 216 to access the first s memory 218 of the memory chip NVRAM, or select the network interface controller 216 accesses the second memory 219 of the memory chip NVRAM. The base management controller 215 writes the virtual mac address to the second memory 219 through the address converter 417. The method for managing the media access control address in the above modular server 200 and its processor module 210 can be implemented in the following steps: 1° 15 200929980 (360 twf.doc/n)

之。此管理方法包括··紀錄先前處理器模組之先前MAC 位址;當以處理器模組21〇置換先前處理器模組後’將先 前MAC位址提供給處理器模組210作為虛擬MAC位址;It. The management method includes recording the previous MAC address of the previous processor module; providing the previous MAC address to the processor module 210 as the virtual MAC bit after replacing the previous processor module with the processor module 21? site;

若處理器模組210被提供虛擬MAC位址,則將虛擬MAC 位址紀錄於第二記憶體219 ’並且使處理器模組210選擇 使用第一§己憶體219所記錄之虛擬MAC位址;以及若處 理器模組210未被提供虛擬MAC位址,則使處理器模組 210選擇使用第一記憶體218所記錄之實際MAc位址。 雖然本發明已以較佳實施例揭露如上,然其並非用以 限定本發明,任何所屬技術領域中具有通常知識者,在不 脫離本發明之精神和範圍内,當可作些許之更動與潤飾, 因此本發明之保護範圍當視後附之申請專利範圍所界定者 為準。 【圖式簡單說明】 圖1是說明傳統刀鋒伺服器之方塊圖。 圓2疋依據本發明實施例說明一種模組化伺服器及其 處理器模組之電路方塊圖。 圖3疋依據本發明另一實施例說明模組化祠服器及其 處理器模組之電路方塊圖。 ^ 圖4是依據本發明再一實施例說明模組化伺服器及其 處理器模組之電路方塊圖。 【主要元件符號說明】 16 60twf.doc/n 200929980 100、200 :刀鋒伺服器 110 :中央處理器刀鋒模組 111、216 :網路界面控制器 112 : MAC位址記憶體 113、 215 :基板管理控制器 114、 212 :北橋晶片 115、 213 :南橋晶片 120、220 :系統管理模組 ® 121、221 :背板 122、 222 :系統管理板 123、 223 :網路交換板 210 :處理器模組 211 :中央處理單元 214 : BIOS記憶體 217 :選擇器 218 :第一記憶體 〇 219:第二記憶體 230 :外部通訊網路 417 :定址轉換器 NVRAM :記憶晶片 SW :開關 17If the processor module 210 is provided with a virtual MAC address, the virtual MAC address is recorded in the second memory 219 ′ and the processor module 210 is selected to use the virtual MAC address recorded by the first § XX 219 And if the processor module 210 is not provided with a virtual MAC address, the processor module 210 is caused to select the actual MAc address recorded by the first memory 218. Although the present invention has been disclosed in the above preferred embodiments, it is not intended to limit the invention, and any one of ordinary skill in the art can make some modifications and refinements without departing from the spirit and scope of the invention. Therefore, the scope of the invention is defined by the scope of the appended claims. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a block diagram showing a conventional blade servo. Circle 2A illustrates a circuit block diagram of a modular server and its processor module in accordance with an embodiment of the present invention. 3 is a block diagram showing a circuit of a modular server and a processor module thereof according to another embodiment of the present invention. Figure 4 is a block diagram showing the circuit of a modular server and its processor module in accordance with still another embodiment of the present invention. [Main component symbol description] 16 60twf.doc/n 200929980 100, 200: Blade server 110: CPU blade module 111, 216: Network interface controller 112: MAC address memory 113, 215: Baseboard management Controllers 114, 212: Northbridge wafers 115, 213: Southbridge wafers 120, 220: System Management Modules® 121, 221: Backplanes 122, 222: System Management Boards 123, 223: Network Switch Board 210: Processor Modules 211: central processing unit 214: BIOS memory 217: selector 218: first memory 〇 219: second memory 230: external communication network 417: address converter NVRAM: memory chip SW: switch 17

Claims (1)

I60twf.doc/nI60twf.doc/n 200929980 十、申請專利範面: 1.一種模組化伺服器,包括: 二f統管理模組’用以管理該模組化_器;以及 器模器模組’雜至料統管理模組,其中該處理 路通訊介7路界雜㈣,μ提供該處㈣模組一網 一選擇器,耦接至該網路界面控制器; 一第一記憶體,耦接至該選擇器,用以記錄一實 際媒體存取控制位址; 一弟一s己憶體,叙接至該選擇器;以及 ^ 一基板管理控制器,耦接於該系統管理模組與該 選擇盗之間,其中若該系統官理模組提供一虛擬媒體存取 控制位址給該處理器模組,則該基板管理控制器將該虛擬 媒體存取控制位址寫入該第二記憶體並使該選擇器選擇該 網路界面控制器連接至該第二記憶體,否則使該選擇器g 擇該網路界面控制器連接至該第一記憶體。 2.如申睛專利範圍第1項所述之模組化伺服器,其中 該系統管理模組包括: 一背板,用以提供該系統管理模組與該處理器模組之 間的連接介面; ~ 一系統管理板,透過該背板連接至該處理器模組之基 板管理控制器,用以紀錄一先前處理器模組之先前媒體存 取控制位址;當以該處理器模組置換該先前處理器模組 200929980 360twf.doc/n 後,該系統管理板將該先前媒體存取控制位址提供給該處 理器模組作為該虛擬媒體存取控制位址;以及 一網路交換板’透過該背板連接至該處理器模組之網 路界面控制器,用以提供該網路界面控制器與外部通訊網 路之間的交換服務。 3.如申請專利範圍第1項所述之模組化伺服器,其中 該處理器模組更包括: 一中央處理單元; 一北橋晶片’耦接至該中央處理單元與該網路界面控 制器;以及 一南橋晶片,耦接至該北橋晶片與該基板管理控制器。 4·如申請專利範圍第3項所述之模組化伺服器,其中 該該處理器模組更包括一基本輸入輸出系統記憶體,其耦 接至該南橋晶片。 5. 如申請專利範圍第1項所述之模組化伺服器,其中 該選擇器包括: —開關,其依據該基板管理控制器之控制,而選擇將 該網路界面控制器連接至該第一記憶體,或是選擇將該網 路界面控制器連接至該第二記憶體; 其中該基板管理控制器更耦接至該第二記憶體,以便 將該虛擬媒體存取控制位址寫入該第二記憶體。 6. 如申請專利範圍第1項所述之模組化伺服器’其中 該第一記憶體與該第二記憶體為一記憶晶片之部分記憶空 間’而該選擇器包括: 19 360twf.doc/n 200929980 一定址轉換器,其依據該基板管理控制器之控制,而 選擇讓該網路界面控制器存取該記憶晶片之該第一記憶 體,或是選擇讓該網路界面控制器存取該記憶晶片之該第 二記憶體; 其中該基板管理控制器透過該定址轉換器,而將該虛 擬媒體存取控制位址寫入該第二記憶體。 7·如申請專利範圍第1項所述之模組化伺服器,其為 刀鋒伺服器。 Ο 8. —種處理器模組,包括: 一網路界面控制器,用以提供該處理器模組一網路通 訊介面; 一選擇器’耦接至該網路界面控制器; 一第一記憶體,耦接至該選擇器,用以記錄一實際媒 體存取控制位址; '' 一第二記憶體’耦接至該選擇器;以及 一基板管理控制器,耦接至該選擇器;其中若該處理 〇 器模組之外部提供一虛擬媒體存取控制位址給該處理器模 組,則該基板官理控制器將該虛擬媒體存取控制位址寫入 該第二記憶體並使該選擇器選擇該網路界面控制器連接至 該第二記憶體,否則使該選擇器選擇該網路界面控 接至該第-記憶體。 9·如申請專利範圍第8項所述之處理器模組,更包括·· 一中央處理單元; 20 360twf.doc/n 200929980 一北橋晶>i ’祕至該+央處科元與路界面控 制器;以及 一南橋晶片,耦接至該北橋晶片與該基板管理控制器。 一 10.如申請專利範圍第9項所述之處理器模組,更包括 一基本輸入輸出系統記憶體,其耦接至該南橋晶片。 11·如申請專利範圍第8項所述之處理器模組,其中該 選擇器包括: 開關,其依據該基板管理控制器之控制,而選擇將 該網路界面控制器連接至該第一記憶體,或是選擇將該網 路界面控制器連接至該第二記憶體; 其中該基板管理控制器更耦接至該第二記憶體,以便 將該虛擬媒體存取控制位址寫入該第二記憶體。 12·如申請專利範圍第8項所述之處理器模組,其中該 第一記憶體與該第二記憶體為一記憶晶片之部分記憶空 間’而該選擇器包括: 一定址轉換器,其依據該基板管理控制器之控制,而 選擇讓該網路界面控制器存取該記憶晶片之該第一記憶 體’或是選擇讓該網路界面控制器存取該記憶晶片之該第 二記憶體; 其中該基板管理控制器透過該定址轉換器,而將該虛 擬媒體存取控制位址寫入該第二記憶體。 13.如申請專利範圍第8項所述之處理器模組,其為刀 鋒伺服器中多個中央處理器刀鋒模組其中之一。 21 }60twf.doc/n 200929980 14· 一種模組化伺服器之媒體存取控制位址之管理方 法,包括: 紀錄一先前處理器模組之先前媒體存取控制位址; 當以一處理器模組置換該先前處理器模組後,將該先 前媒體存取控制位址提供給該處理器模組作為一虛擬媒體 存取控制位址; 若該處理器模組被提供該虛擬媒體存取控制位址,則 將該虛擬媒體存取控制位址紀錄於一第二記憶體; 若該處理器模組被提供該虛擬媒體存取控制位址,則 使該處理器模組選擇使用該第二記憶體所記錄之該虛擬媒 體存取控制位址;以及 若該處理器模組未被提供該虛擬媒體存取控制位址, 則使該處理器模組選擇使用一第一記憶體所記錄之一實際 媒體存取控制位址。 15·如申請專利範圍第μ項所述之模組化伺服器之媒 體存取控制位址之管理方法,其中該模組化伺服器為刀鋒 〇 伺服器。 22200929980 X. Application for patents: 1. A modular server, including: a management system for managing the module _; and a module module for managing the module Wherein the processing channel communication interface 7 (4), μ provides the (4) module one network one selector, coupled to the network interface controller; a first memory coupled to the selector, Recording an actual media access control address; a brother-and-remember, connected to the selector; and a substrate management controller coupled between the system management module and the selective thief, wherein If the system management module provides a virtual media access control address to the processor module, the baseboard management controller writes the virtual media access control address to the second memory and causes the selector The network interface controller is selected to be connected to the second memory, otherwise the selector g is selected to connect to the first memory. 2. The modular server of claim 1, wherein the system management module comprises: a backplane for providing a connection interface between the system management module and the processor module ~ a system management board through which the backplane is connected to the baseboard management controller of the processor module for recording a previous media access control address of a previous processor module; when replaced by the processor module After the previous processor module 200929980 360twf.doc/n, the system management board provides the previous media access control address to the processor module as the virtual media access control address; and a network switch board 'A network interface controller connected to the processor module through the backplane to provide an exchange service between the network interface controller and an external communication network. 3. The modular server of claim 1, wherein the processor module further comprises: a central processing unit; a north bridge chip coupled to the central processing unit and the network interface controller And a south bridge chip coupled to the north bridge wafer and the substrate management controller. 4. The modular server of claim 3, wherein the processor module further comprises a basic input/output system memory coupled to the south bridge wafer. 5. The modular server of claim 1, wherein the selector comprises: a switch that selects to connect the network interface controller to the first controller according to control of the baseboard management controller a memory or a network controller connected to the second memory; wherein the baseboard management controller is further coupled to the second memory to write the virtual media access control address The second memory. 6. The modular server of claim 1, wherein the first memory and the second memory are part of a memory space of a memory chip, and the selector comprises: 19 360 twf.doc/ n 200929980 an address converter, according to the control of the substrate management controller, selecting the network interface controller to access the first memory of the memory chip, or selecting to access the network interface controller The second memory of the memory chip; wherein the substrate management controller writes the virtual media access control address to the second memory through the address converter. 7. The modular server described in claim 1 is a blade servo. Ο 8. A processor module, comprising: a network interface controller for providing a network communication interface of the processor module; a selector coupled to the network interface controller; The memory is coupled to the selector for recording an actual media access control address; ''a second memory' is coupled to the selector; and a substrate management controller coupled to the selector If the external processing module provides a virtual media access control address to the processor module, the substrate management controller writes the virtual media access control address to the second memory. And causing the selector to select the network interface controller to connect to the second memory, otherwise the selector selects the network interface to be connected to the first memory. 9. The processor module according to item 8 of the patent application scope, further includes a central processing unit; 20 360twf.doc/n 200929980 Yibeiqiaojing>i 'secret to the + central office and the road An interface controller; and a south bridge chip coupled to the north bridge wafer and the substrate management controller. 10. The processor module of claim 9, further comprising a basic input/output system memory coupled to the south bridge wafer. 11. The processor module of claim 8, wherein the selector comprises: a switch, operative to connect the network interface controller to the first memory according to control of the substrate management controller Or connecting the network interface controller to the second memory; wherein the baseboard management controller is further coupled to the second memory, to write the virtual media access control address to the first Two memories. 12. The processor module of claim 8, wherein the first memory and the second memory are part of a memory space of a memory chip and the selector comprises: an address converter, Selecting, by the control of the substrate management controller, the network interface controller to access the first memory of the memory chip or selecting the network interface controller to access the second memory of the memory chip The base management controller writes the virtual media access control address to the second memory through the address converter. 13. The processor module of claim 8, which is one of a plurality of central processor blade modules in the blade server. 21 }60twf.doc/n 200929980 14· A method for managing a media access control address of a modular server, comprising: recording a previous media access control address of a previous processor module; After the module replaces the previous processor module, the previous media access control address is provided to the processor module as a virtual media access control address; if the processor module is provided with the virtual media access Controlling the address, the virtual media access control address is recorded in a second memory; if the processor module is provided with the virtual media access control address, the processor module is selected to use the first The virtual media access control address recorded by the second memory; and if the processor module is not provided with the virtual media access control address, causing the processor module to select to record using a first memory One of the actual media access control addresses. 15. The method of managing a media access control address of a modular server as claimed in claim 19, wherein the modular server is a blade 〇 server. twenty two
TW096148986A 2007-12-20 2007-12-20 Modularized server and processor module and method for controlling mac address thereof TWI351203B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW096148986A TWI351203B (en) 2007-12-20 2007-12-20 Modularized server and processor module and method for controlling mac address thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW096148986A TWI351203B (en) 2007-12-20 2007-12-20 Modularized server and processor module and method for controlling mac address thereof

Publications (2)

Publication Number Publication Date
TW200929980A true TW200929980A (en) 2009-07-01
TWI351203B TWI351203B (en) 2011-10-21

Family

ID=44864711

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096148986A TWI351203B (en) 2007-12-20 2007-12-20 Modularized server and processor module and method for controlling mac address thereof

Country Status (1)

Country Link
TW (1) TWI351203B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI556114B (en) * 2015-12-11 2016-11-01 英業達股份有限公司 Blade server

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI556114B (en) * 2015-12-11 2016-11-01 英業達股份有限公司 Blade server

Also Published As

Publication number Publication date
TWI351203B (en) 2011-10-21

Similar Documents

Publication Publication Date Title
TW201301134A (en) Firmware updating system and method
TW515999B (en) Method for replacing a device driver during system operation
US7953899B1 (en) Universal diagnostic hardware space access system for firmware
TW201740282A (en) Method and system for dynamic reconfiguration of at least one peripheral bus switch of a system by a management controller
US20100122017A1 (en) Memory controller, non-volatile memory system, and host device
TW200305808A (en) ATA/SATA combined controller
JP6995052B2 (en) Bus bridge for translating requests between module and AXI buses
TW200907804A (en) Method for updating BIOS and computer and system using the same
JP2006302287A (en) Redundant i/o interface management
US7962735B2 (en) Servo device auto-booted upon power supply recovery and method thereof
US20080222365A1 (en) Managed Memory System
JPH10116187A (en) Microcomputer
WO2024022212A1 (en) Configuration information management method and apparatus, and server
TWI309941B (en) Out-of-band state machine
JP2010146087A (en) Method of managing system switching computer system
TW200929980A (en) Modularized server and processor module and method for controlling MAC address thereof
JPH11163970A (en) Intra-device substrate control system
CN100541468C (en) The subordinate address scan devices and methods therefor of System Management Bus slave unit
JP5763519B2 (en) USB hub controller, USB host controller, and system
JP4479131B2 (en) Control device
TWI740276B (en) Server with master-slave architecture and method of information reading and writing thereof
JP4048442B2 (en) Redundant CPU device
TWI518522B (en) Controlling and switching module capable of being applied in x86 systems for reading data
JP2003330871A (en) Data transfer device
JP2005173830A (en) Computer system and program

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees