|
WO2007143278A2
(en)
|
2006-04-12 |
2007-12-13 |
Soft Machines, Inc. |
Apparatus and method for processing an instruction matrix specifying parallel and dependent operations
|
|
EP2523101B1
(en)
|
2006-11-14 |
2014-06-04 |
Soft Machines, Inc. |
Apparatus and method for processing complex instruction formats in a multi- threaded architecture supporting various context switch modes and virtualization schemes
|
|
CN103250131B
(zh)
|
2010-09-17 |
2015-12-16 |
索夫特机械公司 |
包括用于早期远分支预测的影子缓存的单周期多分支预测
|
|
CN103547993B
(zh)
|
2011-03-25 |
2018-06-26 |
英特尔公司 |
通过使用由可分割引擎实例化的虚拟核来执行指令序列代码块
|
|
CN108376097B
(zh)
|
2011-03-25 |
2022-04-15 |
英特尔公司 |
用于通过使用由可分割引擎实例化的虚拟核来支持代码块执行的寄存器文件段
|
|
WO2012135050A2
(en)
|
2011-03-25 |
2012-10-04 |
Soft Machines, Inc. |
Memory fragments for supporting code block execution by using virtual cores instantiated by partitionable engines
|
|
WO2012162189A1
(en)
|
2011-05-20 |
2012-11-29 |
Soft Machines, Inc. |
An interconnect structure to support the execution of instruction sequences by a plurality of engines
|
|
US9940134B2
(en)
|
2011-05-20 |
2018-04-10 |
Intel Corporation |
Decentralized allocation of resources and interconnect structures to support the execution of instruction sequences by a plurality of engines
|
|
US20150039859A1
(en)
|
2011-11-22 |
2015-02-05 |
Soft Machines, Inc. |
Microprocessor accelerated code optimizer
|
|
KR101703401B1
(ko)
|
2011-11-22 |
2017-02-06 |
소프트 머신즈, 인크. |
다중 엔진 마이크로프로세서용 가속 코드 최적화기
|
|
US10140138B2
(en)
|
2013-03-15 |
2018-11-27 |
Intel Corporation |
Methods, systems and apparatus for supporting wide and efficient front-end operation with guest-architecture emulation
|
|
KR101708591B1
(ko)
*
|
2013-03-15 |
2017-02-20 |
소프트 머신즈, 인크. |
블록들로 그룹화된 멀티스레드 명령어들을 실행하기 위한 방법
|
|
US9891924B2
(en)
|
2013-03-15 |
2018-02-13 |
Intel Corporation |
Method for implementing a reduced size register view data structure in a microprocessor
|
|
KR102083390B1
(ko)
|
2013-03-15 |
2020-03-02 |
인텔 코포레이션 |
네이티브 분산된 플래그 아키텍처를 이용하여 게스트 중앙 플래그 아키텍처를 에뮬레이션하는 방법
|
|
US9904625B2
(en)
|
2013-03-15 |
2018-02-27 |
Intel Corporation |
Methods, systems and apparatus for predicting the way of a set associative cache
|
|
WO2014150806A1
(en)
|
2013-03-15 |
2014-09-25 |
Soft Machines, Inc. |
A method for populating register view data structure by using register template snapshots
|
|
WO2014150971A1
(en)
|
2013-03-15 |
2014-09-25 |
Soft Machines, Inc. |
A method for dependency broadcasting through a block organized source view data structure
|
|
WO2014150991A1
(en)
|
2013-03-15 |
2014-09-25 |
Soft Machines, Inc. |
A method for implementing a reduced size register view data structure in a microprocessor
|
|
US9569216B2
(en)
|
2013-03-15 |
2017-02-14 |
Soft Machines, Inc. |
Method for populating a source view data structure by using register template snapshots
|
|
US9811342B2
(en)
|
2013-03-15 |
2017-11-07 |
Intel Corporation |
Method for performing dual dispatch of blocks and half blocks
|
|
US9582322B2
(en)
|
2013-03-15 |
2017-02-28 |
Soft Machines Inc. |
Method and apparatus to avoid deadlock during instruction scheduling using dynamic port remapping
|
|
US20140281116A1
(en)
|
2013-03-15 |
2014-09-18 |
Soft Machines, Inc. |
Method and Apparatus to Speed up the Load Access and Data Return Speed Path Using Early Lower Address Bits
|
|
US9886279B2
(en)
|
2013-03-15 |
2018-02-06 |
Intel Corporation |
Method for populating and instruction view data structure by using register template snapshots
|
|
US10275255B2
(en)
|
2013-03-15 |
2019-04-30 |
Intel Corporation |
Method for dependency broadcasting through a source organized source view data structure
|
|
US9632825B2
(en)
|
2013-03-15 |
2017-04-25 |
Intel Corporation |
Method and apparatus for efficient scheduling for asymmetrical execution units
|
|
CN106796506B
(zh)
|
2014-05-12 |
2019-09-27 |
英特尔公司 |
用于向自修改代码提供硬件支持的方法和装置
|