TW200743177A - Improved barrier layer for semiconductor interconnect structure - Google Patents
Improved barrier layer for semiconductor interconnect structureInfo
- Publication number
- TW200743177A TW200743177A TW095133194A TW95133194A TW200743177A TW 200743177 A TW200743177 A TW 200743177A TW 095133194 A TW095133194 A TW 095133194A TW 95133194 A TW95133194 A TW 95133194A TW 200743177 A TW200743177 A TW 200743177A
- Authority
- TW
- Taiwan
- Prior art keywords
- interconnect
- barrier layer
- improved barrier
- interconnect structure
- layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76844—Bottomless liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76865—Selective removal of parts of the layer
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/416,945 US20070257366A1 (en) | 2006-05-03 | 2006-05-03 | Barrier layer for semiconductor interconnect structure |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200743177A true TW200743177A (en) | 2007-11-16 |
TWI316285B TWI316285B (en) | 2009-10-21 |
Family
ID=38660459
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095133194A TWI316285B (en) | 2006-05-03 | 2006-09-08 | Improved barrier layer for semiconductor interconnect structure |
Country Status (2)
Country | Link |
---|---|
US (1) | US20070257366A1 (zh) |
TW (1) | TWI316285B (zh) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6764940B1 (en) | 2001-03-13 | 2004-07-20 | Novellus Systems, Inc. | Method for depositing a diffusion barrier for copper interconnect applications |
US7842605B1 (en) | 2003-04-11 | 2010-11-30 | Novellus Systems, Inc. | Atomic layer profiling of diffusion barrier and metal seed layers |
US8298933B2 (en) | 2003-04-11 | 2012-10-30 | Novellus Systems, Inc. | Conformal films on semiconductor substrates |
US7670946B2 (en) * | 2006-05-15 | 2010-03-02 | Chartered Semiconductor Manufacturing, Ltd. | Methods to eliminate contact plug sidewall slit |
US7510634B1 (en) | 2006-11-10 | 2009-03-31 | Novellus Systems, Inc. | Apparatus and methods for deposition and/or etch selectivity |
US20080153282A1 (en) * | 2006-12-21 | 2008-06-26 | Texas Instruments, Incorporated | Method for preparing a metal feature surface |
DE102007004860B4 (de) * | 2007-01-31 | 2008-11-06 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren zur Herstellung einer Kupfer-basierten Metallisierungsschicht mit einer leitenden Deckschicht durch ein verbessertes Integrationsschema |
US7682966B1 (en) | 2007-02-01 | 2010-03-23 | Novellus Systems, Inc. | Multistep method of depositing metal seed layers |
US10840205B2 (en) * | 2017-09-24 | 2020-11-17 | Invensas Bonding Technologies, Inc. | Chemical mechanical polishing for hybrid bonding |
US11056348B2 (en) | 2018-04-05 | 2021-07-06 | Invensas Bonding Technologies, Inc. | Bonding surfaces for microelectronics |
US11264357B1 (en) | 2020-10-20 | 2022-03-01 | Invensas Corporation | Mixed exposure for large die |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CH665428A5 (de) * | 1985-07-26 | 1988-05-13 | Balzers Hochvakuum | Verfahren zur beschichtung von mikrovertiefungen. |
US6294455B1 (en) * | 1997-08-20 | 2001-09-25 | Micron Technology, Inc. | Conductive lines, coaxial lines, integrated circuitry, and methods of forming conductive lines, coaxial lines, and integrated circuitry |
US6846739B1 (en) * | 1998-02-27 | 2005-01-25 | Micron Technology, Inc. | MOCVD process using ozone as a reactant to deposit a metal oxide barrier layer |
US5939788A (en) * | 1998-03-11 | 1999-08-17 | Micron Technology, Inc. | Copper diffusion barrier, aluminum wetting layer and improved methods for filling openings in silicon substrates with cooper |
US6191025B1 (en) * | 1999-07-08 | 2001-02-20 | Taiwan Semiconductor Manufacturing Company | Method of fabricating a damascene structure for copper medullization |
US6146991A (en) * | 1999-09-03 | 2000-11-14 | Taiwan Semiconductor Manufacturing Company | Barrier metal composite layer featuring a thin plasma vapor deposited titanium nitride capping layer |
US20030116427A1 (en) * | 2001-08-30 | 2003-06-26 | Applied Materials, Inc. | Self-ionized and inductively-coupled plasma for sputtering and resputtering |
US6727169B1 (en) * | 1999-10-15 | 2004-04-27 | Asm International, N.V. | Method of making conformal lining layers for damascene metallization |
US6395642B1 (en) * | 1999-12-28 | 2002-05-28 | Taiwan Semiconductor Manufacturing Company | Method to improve copper process integration |
US6284657B1 (en) * | 2000-02-25 | 2001-09-04 | Chartered Semiconductor Manufacturing Ltd. | Non-metallic barrier formation for copper damascene type interconnects |
US6358842B1 (en) * | 2000-08-07 | 2002-03-19 | Chartered Semiconductor Manufacturing Ltd. | Method to form damascene interconnects with sidewall passivation to protect organic dielectrics |
US6498091B1 (en) * | 2000-11-01 | 2002-12-24 | Applied Materials, Inc. | Method of using a barrier sputter reactor to remove an underlying barrier layer |
JP3566203B2 (ja) * | 2000-12-06 | 2004-09-15 | 株式会社東芝 | 半導体装置及びその製造方法 |
US6624066B2 (en) * | 2001-02-14 | 2003-09-23 | Texas Instruments Incorporated | Reliable interconnects with low via/contact resistance |
US6607977B1 (en) * | 2001-03-13 | 2003-08-19 | Novellus Systems, Inc. | Method of depositing a diffusion barrier for copper interconnect applications |
US7186648B1 (en) * | 2001-03-13 | 2007-03-06 | Novellus Systems, Inc. | Barrier first method for single damascene trench applications |
JP2002313757A (ja) * | 2001-04-17 | 2002-10-25 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
US6755945B2 (en) * | 2001-05-04 | 2004-06-29 | Tokyo Electron Limited | Ionized PVD with sequential deposition and etching |
US6509267B1 (en) * | 2001-06-20 | 2003-01-21 | Advanced Micro Devices, Inc. | Method of forming low resistance barrier on low k interconnect with electrolessly plated copper seed layer |
US6576543B2 (en) * | 2001-08-20 | 2003-06-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for selectively depositing diffusion barriers |
JP3540302B2 (ja) * | 2001-10-19 | 2004-07-07 | Necエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US6693356B2 (en) * | 2002-03-27 | 2004-02-17 | Texas Instruments Incorporated | Copper transition layer for improving copper interconnection reliability |
US6808075B2 (en) * | 2002-04-17 | 2004-10-26 | Cytonome, Inc. | Method and apparatus for sorting particles |
US6797642B1 (en) * | 2002-10-08 | 2004-09-28 | Novellus Systems, Inc. | Method to improve barrier layer adhesion |
US6924221B2 (en) * | 2002-12-03 | 2005-08-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated process flow to improve copper filling in a damascene structure |
US7241696B2 (en) * | 2002-12-11 | 2007-07-10 | International Business Machines Corporation | Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer |
WO2004071273A2 (en) * | 2003-02-04 | 2004-08-26 | The Administrators Of The Tulane Educational Fund | Method of employing elevation of marinobufagenin in determining the presence of preeclampsia and related apparatus |
US6713835B1 (en) * | 2003-05-22 | 2004-03-30 | International Business Machines Corporation | Method for manufacturing a multi-level interconnect structure |
US7081647B2 (en) * | 2003-09-29 | 2006-07-25 | Matsushita Electric Industrial Co., Ltd. | Microelectromechanical system and method for fabricating the same |
US20050266679A1 (en) * | 2004-05-26 | 2005-12-01 | Jing-Cheng Lin | Barrier structure for semiconductor devices |
US20050263891A1 (en) * | 2004-05-28 | 2005-12-01 | Bih-Huey Lee | Diffusion barrier for damascene structures |
US7193327B2 (en) * | 2005-01-25 | 2007-03-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Barrier structure for semiconductor devices |
-
2006
- 2006-05-03 US US11/416,945 patent/US20070257366A1/en not_active Abandoned
- 2006-09-08 TW TW095133194A patent/TWI316285B/zh active
Also Published As
Publication number | Publication date |
---|---|
US20070257366A1 (en) | 2007-11-08 |
TWI316285B (en) | 2009-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200743177A (en) | Improved barrier layer for semiconductor interconnect structure | |
US7193327B2 (en) | Barrier structure for semiconductor devices | |
US7986040B2 (en) | Method of reducing erosion of a metal cap layer during via patterning in semiconductor devices | |
TWI463606B (zh) | 於積體電路設備上形成銅基導電結構之方法 | |
TW201517211A (zh) | 沉積-蝕刻-沉積製程中的表面處理 | |
TW201027675A (en) | CMOS device comprising NMOS transistors and PMOS transistors having increased strain-inducing sources and closely spaced metal silicide regions | |
US9224691B2 (en) | Semiconductor device contact structures | |
US20080265419A1 (en) | Semiconductor structure comprising an electrically conductive feature and method of forming the same | |
CN102983098A (zh) | 后栅工艺中电极和连线的制造方法 | |
KR102274848B1 (ko) | 배리어층 제거 방법 및 반도체 구조체 형성 방법 | |
JP2012501076A (ja) | 半導体デバイスのメタライゼーションシステムにおけるキャップ層のcmp及びエッチング停止層としての使用 | |
CN102832167A (zh) | 金属硬掩膜层制备方法以及半导体制造方法 | |
US8778801B2 (en) | Method for forming seed layer structure | |
KR102042861B1 (ko) | 무전해 구리 퇴적 | |
US8461043B2 (en) | Barrier layer for integrated circuit contacts | |
CN105575888A (zh) | 金属互连结构的形成方法 | |
US20150130064A1 (en) | Methods of manufacturing semiconductor devices and a semiconductor structure | |
CN108735797A (zh) | 半导体结构及其形成方法 | |
CN102290370A (zh) | 导电插塞的制作方法 | |
CN102054769B (zh) | 互补型金属氧化物半导体结构的形成方法 | |
CN109216321A (zh) | 具有插塞的半导体器件及其形成方法 | |
US20120273950A1 (en) | Integrated circuit structure including copper-aluminum interconnect and method for fabricating the same | |
TW201019415A (en) | Method for forming metal wiring of semiconductor device | |
CN107527862B (zh) | 一种半导体器件及其制作方法 | |
US10323332B2 (en) | Electrical chemical plating process |