TW200729441A - Semiconductor devices and fabrication method thereof - Google Patents
Semiconductor devices and fabrication method thereofInfo
- Publication number
- TW200729441A TW200729441A TW095101836A TW95101836A TW200729441A TW 200729441 A TW200729441 A TW 200729441A TW 095101836 A TW095101836 A TW 095101836A TW 95101836 A TW95101836 A TW 95101836A TW 200729441 A TW200729441 A TW 200729441A
- Authority
- TW
- Taiwan
- Prior art keywords
- sensor chips
- insulating layers
- layers
- substrates
- bonding wires
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title abstract 3
- 238000000034 method Methods 0.000 title abstract 3
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 239000010410 layer Substances 0.000 abstract 10
- 239000000758 substrate Substances 0.000 abstract 8
- 239000011248 coating agent Substances 0.000 abstract 2
- 238000000576 coating method Methods 0.000 abstract 2
- 239000012790 adhesive layer Substances 0.000 abstract 1
- 238000005336 cracking Methods 0.000 abstract 1
- 238000005520 cutting process Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14687—Wafer level processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14618—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Solid State Image Pick-Up Elements (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095101836A TWI290763B (en) | 2006-01-18 | 2006-01-18 | Semiconductor devices and fabrication method thereof |
US11/648,045 US20070164386A1 (en) | 2006-01-18 | 2006-12-28 | Semiconductor device and fabrication method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095101836A TWI290763B (en) | 2006-01-18 | 2006-01-18 | Semiconductor devices and fabrication method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200729441A true TW200729441A (en) | 2007-08-01 |
TWI290763B TWI290763B (en) | 2007-12-01 |
Family
ID=38262398
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095101836A TWI290763B (en) | 2006-01-18 | 2006-01-18 | Semiconductor devices and fabrication method thereof |
Country Status (2)
Country | Link |
---|---|
US (1) | US20070164386A1 (zh) |
TW (1) | TWI290763B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI668877B (zh) * | 2018-11-13 | 2019-08-11 | 同泰電子科技股份有限公司 | 具有擋牆的光電機構的製作方法 |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008227232A (ja) * | 2007-03-14 | 2008-09-25 | Matsushita Electric Ind Co Ltd | 半導体デバイスの製造方法、半導体デバイスおよび光ピックアップモジュール |
US7993977B2 (en) * | 2007-07-02 | 2011-08-09 | Micron Technology, Inc. | Method of forming molded standoff structures on integrated circuit devices |
US7776640B2 (en) * | 2008-09-26 | 2010-08-17 | Tong Hsing Electronic Industries Ltd. | Image sensing device and packaging method thereof |
KR102230048B1 (ko) | 2014-01-23 | 2021-03-22 | 삼성디스플레이 주식회사 | 플레이트 구조물 및 그 제조방법 |
CN104362243B (zh) * | 2014-10-24 | 2017-11-03 | 深圳市华星光电技术有限公司 | 基板的封装方法及封装结构 |
KR20160093248A (ko) * | 2015-01-29 | 2016-08-08 | 에스케이하이닉스 주식회사 | 반도체 패키지 및 제조 방법 |
CN105244307B (zh) * | 2015-09-01 | 2017-10-27 | 华进半导体封装先导技术研发中心有限公司 | 扇出型封装结构的制作方法 |
CN112272249B (zh) * | 2020-10-28 | 2022-02-11 | 业泓科技(成都)有限公司 | 屏下指纹识别装置及其制备方法、电子设备 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6034429A (en) * | 1997-04-18 | 2000-03-07 | Amkor Technology, Inc. | Integrated circuit package |
US5962810A (en) * | 1997-09-09 | 1999-10-05 | Amkor Technology, Inc. | Integrated circuit package employing a transparent encapsulant |
US6060340A (en) * | 1998-07-16 | 2000-05-09 | Pan Pacific Semiconductor Co., Ltd. | Packing method of semiconductor device |
US6262479B1 (en) * | 1999-10-05 | 2001-07-17 | Pan Pacific Semiconductor Co., Ltd. | Semiconductor packaging structure |
US6590269B1 (en) * | 2002-04-01 | 2003-07-08 | Kingpak Technology Inc. | Package structure for a photosensitive chip |
-
2006
- 2006-01-18 TW TW095101836A patent/TWI290763B/zh not_active IP Right Cessation
- 2006-12-28 US US11/648,045 patent/US20070164386A1/en not_active Abandoned
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI668877B (zh) * | 2018-11-13 | 2019-08-11 | 同泰電子科技股份有限公司 | 具有擋牆的光電機構的製作方法 |
Also Published As
Publication number | Publication date |
---|---|
US20070164386A1 (en) | 2007-07-19 |
TWI290763B (en) | 2007-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200729441A (en) | Semiconductor devices and fabrication method thereof | |
TW200739972A (en) | Light-emitting device and method for manufacturing the same | |
TW200744120A (en) | Semiconductor structure, semiconductor wafer and method for fabricating the same | |
TW200737383A (en) | Substrate with built-in chip and method for manufacturing substrate with built-in chip | |
WO2008149322A3 (en) | Mount for a semiconductor light emitting device | |
TW200705519A (en) | Semiconductor package without chip carrier and fabrication method thereof | |
WO2010144213A3 (en) | Integrated circuit light emission device, module and fabrication process | |
WO2008093586A1 (ja) | 樹脂封止型半導体装置およびその製造方法 | |
TW200729371A (en) | Semiconductor device and manufacturing method of the same, camera module | |
WO2018086298A1 (zh) | 表面传感晶片封装结构及其制作方法 | |
WO2009042546A3 (en) | Stacked dual-die packages, methods of making, and systems incorporating said packages | |
TW200737506A (en) | Semiconductor device and manufacturing method of the same | |
SG151203A1 (en) | Integrated circuit package system with warp-free chip | |
TW200715601A (en) | Light emitting diode chip | |
TW200703706A (en) | Light emitting diode and manufacturing method thereof | |
TW200709378A (en) | Chip package structure | |
WO2008152945A1 (ja) | 半導体発光装置及びその製造方法 | |
EP1898465A3 (en) | Power semiconductor module | |
WO2012049087A3 (en) | Semiconductor module and method of manufacturing a semiconductor module | |
EP2135281A4 (en) | THERMAL SPREADING IN CHIPSUBSTRATES | |
TW200723423A (en) | Semiconductor device and method for producing the same | |
EP1850381A3 (en) | Mounting substrate | |
EP1786034A3 (de) | Leistungshalbleitermodul | |
TW200739857A (en) | Semiconductor module and method of manufacturing the same | |
TW200802700A (en) | Integrated circuit structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |