TW200643753A - Net list producing device - Google Patents

Net list producing device

Info

Publication number
TW200643753A
TW200643753A TW095104992A TW95104992A TW200643753A TW 200643753 A TW200643753 A TW 200643753A TW 095104992 A TW095104992 A TW 095104992A TW 95104992 A TW95104992 A TW 95104992A TW 200643753 A TW200643753 A TW 200643753A
Authority
TW
Taiwan
Prior art keywords
memory cell
information
physical
cell array
names
Prior art date
Application number
TW095104992A
Other languages
English (en)
Chinese (zh)
Inventor
Toshiki Kanamoto
Mitsutoshi Shirota
Michiko Uchimura
Original Assignee
Renesas Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Tech Corp filed Critical Renesas Tech Corp
Publication of TW200643753A publication Critical patent/TW200643753A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/20—Design optimisation, verification or simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
TW095104992A 2005-02-24 2006-02-15 Net list producing device TW200643753A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005048775A JP4390728B2 (ja) 2005-02-24 2005-02-24 ネットリスト生成装置

Publications (1)

Publication Number Publication Date
TW200643753A true TW200643753A (en) 2006-12-16

Family

ID=36914335

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095104992A TW200643753A (en) 2005-02-24 2006-02-15 Net list producing device

Country Status (3)

Country Link
US (2) US7398506B2 (https=)
JP (1) JP4390728B2 (https=)
TW (1) TW200643753A (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7890892B2 (en) * 2007-11-15 2011-02-15 International Business Machines Corporation Balanced and bi-directional bit line paths for memory arrays with programmable memory cells
US7913216B2 (en) 2008-02-16 2011-03-22 International Business Machines Corporation Accurate parasitics estimation for hierarchical customized VLSI design
US7962877B2 (en) * 2008-08-05 2011-06-14 International Business Machines Corporation Port assignment in hierarchical designs by abstracting macro logic

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11186398A (ja) 1997-12-19 1999-07-09 Sharp Corp 半導体集積回路の回路シミュレーションを行うためのデータ作成方法及びデータ作成システム
JP2002009260A (ja) 2000-06-26 2002-01-11 Hitachi Ltd 半導体装置の設計方法
US6405351B1 (en) * 2000-06-27 2002-06-11 Texas Instruments Incorporated System for verifying leaf-cell circuit properties
US6865726B1 (en) * 2001-10-22 2005-03-08 Cadence Design Systems, Inc. IC layout system employing a hierarchical database by updating cell library
JP2004094402A (ja) 2002-08-29 2004-03-25 Matsushita Electric Ind Co Ltd 遅延シミュレーション用ネットリスト生成システムおよび遅延シミュレーション用ネットリスト生成方法

Also Published As

Publication number Publication date
US20060190898A1 (en) 2006-08-24
US20080270967A1 (en) 2008-10-30
JP2006235920A (ja) 2006-09-07
US7979817B2 (en) 2011-07-12
US7398506B2 (en) 2008-07-08
JP4390728B2 (ja) 2009-12-24

Similar Documents

Publication Publication Date Title
Benaissa Pedriza El “Slow journalism” en la era de la “infoxicación”
TW200721177A (en) Semiconductor memory device
EP2450902A3 (en) Apparatus & method for hierarchical decoding of dense memory arrays using multiple levels of multiple-headed decoders
TW200746154A (en) Semiconductor memory device and memory system including the same
TWI265526B (en) Semiconductor memory device and arrangement method thereof
TWI257105B (en) Plane decoding method and device for three dimensional memories
NL1023939A1 (nl) Draagbare dataopslaginrichting met gelaagde geheugenarchitectuur.
EP2442310A3 (en) Power management for memory circuit
ATE472801T1 (de) Austauschbare verbindungs-arrays für doppelseitige dimm-plazierung
EP1475805A3 (en) Semiconductor memory device
ATE478422T1 (de) Speicherblocklöschung in einer flash-speicher- vorrichtung
TW200520209A (en) Nonvolatile semiconductor memory
TWI265528B (en) Addressing circuit for a cross-point memory array including cross-point resistive elements
WO2007127963A3 (en) Portable object serialization
Nguyen et al. Flexible and efficient wireless sensor networks for detecting rainfall-induced landslides
SG131754A1 (en) Semiconductor storage device and information apparatus
TW200643753A (en) Net list producing device
TW200622894A (en) State-based computer help utility
DE502005010694D1 (de) Kommunikationsbaustein mit einem kommunikationsschnelement
TWI266327B (en) Flash memory with reduced size and method for accessing the same
Bhanap An analysis of roadway noise at residential estates in close proximity to expressways in Singapore
Du et al. Modeling and simulation of networked low-power embedded systems: a taxonomy
TW200639875A (en) Configuration of memory device
TW200623399A (en) Charge trap insulator memory device
TW200603158A (en) System and method for a high-speed access architecture for semiconductor memory