TW200640139A - MOS flip-flop with single low-voltage power source and control method thereof - Google Patents

MOS flip-flop with single low-voltage power source and control method thereof

Info

Publication number
TW200640139A
TW200640139A TW094114399A TW94114399A TW200640139A TW 200640139 A TW200640139 A TW 200640139A TW 094114399 A TW094114399 A TW 094114399A TW 94114399 A TW94114399 A TW 94114399A TW 200640139 A TW200640139 A TW 200640139A
Authority
TW
Taiwan
Prior art keywords
flop
flip
voltage
mode
sleeping
Prior art date
Application number
TW094114399A
Other languages
Chinese (zh)
Other versions
TWI253808B (en
Inventor
Jin-Shian Wang
Hung-Yu Li
Original Assignee
Nat Univ Chung Cheng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nat Univ Chung Cheng filed Critical Nat Univ Chung Cheng
Priority to TW94114399A priority Critical patent/TWI253808B/en
Application granted granted Critical
Publication of TWI253808B publication Critical patent/TWI253808B/en
Publication of TW200640139A publication Critical patent/TW200640139A/en

Links

Landscapes

  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

The present invention provides a MOS flip-flop with single low-voltage power source and control method thereof, wherein an external control signal is inputted into a power switch to control the power switch as the operational mode or sleeping mode, and to input an externally sleeping signal. The power switch is used to control a combinational circuit as the operational mode or sleeping mode, the combinational circuit is connected to a virtual voltage source. An internal clock signal is inputted into a first stage of a flip-flop or a second stage of the other flip flop. The voltage value of the clock signal is used to determine whether it is in the sleeping mode or the operational mode. The logic gates of all combinational circuits in the present invention are all formed of MOS with low threshold voltage, so that the present invention can maintain the operational speed at low voltage. The flip-flop mixes the devices with low threshold voltage and devices with high threshold voltage, so as to achieve the function of maintaining the operational speed and inhibiting the leakage current by itself, and shorten the wakeup time.
TW94114399A 2005-05-04 2005-05-04 MOS flip-flop with single low-voltage power source and control method thereof TWI253808B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW94114399A TWI253808B (en) 2005-05-04 2005-05-04 MOS flip-flop with single low-voltage power source and control method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW94114399A TWI253808B (en) 2005-05-04 2005-05-04 MOS flip-flop with single low-voltage power source and control method thereof

Publications (2)

Publication Number Publication Date
TWI253808B TWI253808B (en) 2006-04-21
TW200640139A true TW200640139A (en) 2006-11-16

Family

ID=37586728

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94114399A TWI253808B (en) 2005-05-04 2005-05-04 MOS flip-flop with single low-voltage power source and control method thereof

Country Status (1)

Country Link
TW (1) TWI253808B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI423258B (en) * 2009-02-13 2014-01-11 Dual port sram having a higher voltage write-word-line in writing operation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI423258B (en) * 2009-02-13 2014-01-11 Dual port sram having a higher voltage write-word-line in writing operation

Also Published As

Publication number Publication date
TWI253808B (en) 2006-04-21

Similar Documents

Publication Publication Date Title
TW200733131A (en) Voltage level shifter circuit
ATE453956T1 (en) MULTI-THRESHOLD MOS CIRCUITS
RU2004137817A (en) ENERGY INDEPENDENT MULTI-THREAD CMOS LEAKAGE TRIGGER
US9287858B1 (en) Low leakage shadow latch-based multi-threshold CMOS sequential circuit
US9876486B2 (en) Clock gated flip-flop
CN202550987U (en) POR (Power On Reset) circuit
TW201421907A (en) Pulse-based flip flop
TW200640139A (en) MOS flip-flop with single low-voltage power source and control method thereof
CN105720948B (en) A kind of clock control flip-flops based on FinFET
KR101188781B1 (en) Low power latch device using threshold voltage scaling or using a stack structure of transistors
CN102420586A (en) Clock gate control circuit and trigger
CN202602615U (en) Control circuit of rail-to-rail enable signals and electric level conversion circuit
CN104579251A (en) Clock gating trigger
Kim et al. Ultralow-voltage power gating structure using low threshold voltage
CN103795396A (en) Circuit structure for eliminating short circuit currents
Guan et al. Performance analysis of low power null convention logic units with power cutoff
Zhang et al. Leakage Reduction of Power-Gating Sequential Circuits Based on Complementary Pass-Transistor Adiabatic Logic Circuits
JP2012249261A (en) Level shift circuit
Santhiya et al. Power Gating Based Low Power 32 Bit BCD Adder using DVT
CN203788266U (en) Circuit structure used for eliminating short-circuit currents
Chang et al. New power gating structure with low voltage fluctuations by bulk controller in transition mode
US7224197B2 (en) Flip-flop implemented with metal-oxide semiconductors using a single low-voltage power supply and control method thereof
Guo et al. Design of a novel domino XNOR gate for 32 nm-node CMOS technology
Trang Power gating technique in pacemaker design on FPGA
Singh et al. Design and analysis of clocked subsystem elements using leakage reduction technique

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees